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 Abstract 
In 2011 the International Technology Roadmap for Semiconductors, ITRS 2011, outlined 
how the semiconductor industry should proceed to pursue Moore’s Law past the 18nm 
generation. It envisioned a concept of ‘More than Moore’, in which existing semiconductor 
technologies can be exploited to enable the fabrication of diverse systems and in particular 
systems which integrate non-digital and biologically based functionality. A rapid expansion 
and growing interest in the fields of microbiology, electrophysiology, and computational 
neuroscience occurred. This activity has provided significant understanding and insight into 
the function and structure of the human brain leading to the creation of systems which 
mimic the operation of the biological nervous system. As the systems expand a need for 
small area, low power devices which replicate the important biological features of neural 
networks has been established to implement large scale networks. 
 
In this thesis work is presented which focuses on the modification and storage of synaptic 
weights in hardware neural networks. Test devices were incorporated on 3 chip runs; each 
chip was fabricated in a 0.35μm process from Austria MicroSystems (AMS) and used for 
parameter extraction, in accordance with the theoretical analysis presented.   
 
A compact circuit is presented which can implement STDP, and has advantages over current 
implementations in that the critical timing window for synaptic modification is implemented 
within the circuit. The duration of the critical timing window is set by the subthreshold 
current controlled by the voltage, Vleak, applied to transistor Mleak in the circuit.  A physical 
model to predict the time window for plasticity to occur is formulated and the effects of 
process variations on the window is analysed. The STDP circuit is implemented using two 
dedicated circuit blocks, one for potentiation and one for depression where each block 
consists of 4 transistors and a polysilicon capacitor, and an area of 980µm
2
. SpectreS 
simulations of the back-annotated layout of the circuit and experimental results indicate that 
STDP with biologically plausible critical timing windows over the range 10µs to 100ms can 
be implemented. Theoretical analysis using parameters extracted from MOS test devices is 
used to describe the operation of each device and circuit presented. Simulation results and 
results obtained from fabricated devices confirm the validity of these designs and 
approaches. Both the WP and WD circuits have a power consumption of approximately 
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2.4mW, during a weight update. If no weight update occurs the resting currents within the 
device are in the nA range, thus each circuit has a power consumption of approximately 
1µW. 
 
A floating gate, FG, device fabricated using a standard CMOS process is presented. This 
device is to be integrated with both the WP and WD STDP circuits. The FG device is 
designed to store negative charge on a FG to represent the synaptic weight of the associated 
synapse. Charge is added or removed from the FG via Fowler-Nordheim tunnelling. This 
thesis outlines the design criteria and theoretical operation of this device. A model of the 
charge storage characteristics is presented and verified using HFCV and PCV experimental 
results. 
 
Limited precision weights, LPW, and its potential use in hardware neural networks is also 
considered. LPW offers a potential solution in the quest to design a compact FG device for 
use with CTS. The algorithms presented in this thesis show that  LPW allows for a reduction 
in the synaptic weight storage device while permitting the network to function as intended.  
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S Subthreshold slope mV/decade 
T Temperature (300K) K 
tcw Duration of critical timing window µs 
tfox Field Oxide Thickness m 
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tox Oxide thickness cm 
tpoly Interpoly Oxide Thickness m 
tpost Time of post synaptic spike µs 
tpre Time of pre synaptic spike µs 
∆Vw Change in potential of Qinj V 
VA Potential of QFG V 
Vb Overall potential of FG V 
Vbuf Thresholding voltage of output buffers V 
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VCG Voltage applied to control gate V 
VDD Positive supply voltage V 
VDS Drain-source voltage V 
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VG Gate voltage V 
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Vmg Mid-gap voltage V 
Vox Semiconductor oxide voltage drop V 
Vpost Voltage of Postsynaptic Spike V 
Vpre Voltage of Presynaptic Spike V 
VQinit Potential of initial charge V 
VSS Negative supply voltage V 
Vsub MOSFET substrate bias V 
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Chapter 1 – Introduction 
 
1.1 Background 
Over 50 years ago Bell laboratories developed the first working transistor based upon the 
work conducted by Julius Edgar Lilienfeld [1]. Two decades later the first silicon MOSFET, 
(metal-oxide-semiconductor field-effect transistor) was made commercially available. In 
1965 Gordon Moore outlined the future of the semiconductor industry, stating that the 
number of transistors on a chip will double approximately every 18 months [2]. This has 
driven the semiconductor industry for over 40 years, and is envisioned to do so for at least 
another decade. Moore’s Law has pushed manufacturers to fabricate transistors which are 
more efficient in both performance and power requirements with continuing reduction in 
dimensions. Semiconductor manufacturers, such as Intel, can now fabricate a MOSFET with 
minimum feature size of 32nm allowing in excess of 2 billion transistors to be placed in a 
dual-core microprocessor [3]. In 2011 the International Technology Roadmap for 
Semiconductors, ITRS 2011 [4], outlined how the semiconductor industry should proceed to 
pursue Moore’s Law past the 18nm generation. It envisioned a concept of ‘More than 
Moore’, in which existing semiconductor technologies can be exploited to enable the 
fabrication of diverse systems and in particular systems which integrate non-digital and 
biologically based functionality. 
 
Concurrently to the rapid progress in the semiconductor industry, a rapid expansion and an 
increase in research in the fields of microbiology, electrophysiology, and computational 
neuroscience, has also occurred. This activity has provided significant understanding and 
insight into the function and structure of the human brain [5]. Specifically the molecular 
components which are responsible for growth and modification of neural cells as well as the 
electrical characteristics of individual neurons have been identified. While the 
microprocessor has the ability to perform mathematical calculations and algorithms which 
are faster and more complex than that possible in the brain, there are several areas, such as 
visual and auditory processing, pattern recognition and classification, where the brain is 
superior [6]. This is due to the way that the brain processes information. The brain is a 
massive network of interconnected neurons and synapses which connect and operate in 
parallel. This allows for parallel processing of information rather than the serial approach 
taken by microprocessors. This has caused the fields of neural networks and neuromorphic 
engineering to emerge. A neural network is a paradigm which is inspired by the way in 
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which biological systems operate, to solve problems which cannot be rapidly tackled by 
conventional techniques. Neuromorphic engineering is concerned with the design of 
electronic circuits that mimic the structure, processes and functions of biological systems. 
These circuits can then be used in the construction of artificial neural networks (ANNs) 
which closely resemble biological neural networks. 
 
1.2 Neural Networks 
The structure, operation and important features of biological neural networks are now 
presented in order to discuss the implementation of artificial neural networks (ANNs) and 
spiking neural networks (SNNs) in software and hardware. The main fundamental rules for 
synaptic plasticity, in particular spike timing dependent plasticity (STDP), are also presented 
in this section. 
 
1.2.1 Biological Neural Networks 
In the average human brain there are in excess of 10
14
 interconnected neurons, with each 
having up to 10
3
 synaptic connections [7]. A neuron is an elementary process block which 
typically operates slower than silicon logic gates. However due to the massive parallelism of 
the human brain, it can compensate for the slower operating speed.  Fig. 1.1 shows the 
typical structure of a biological neuron.  
 
 
Fig 1.1 – Typical neuron cell 
 
A typical neuron contains a soma (the cell body), an axon, dendrites and terminal buttons. A 
chemical (or electrical) synapse is formed when the axon of a presynaptic neuron forms a 
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synaptic cleft with the dendrite of a postsynaptic neuron, Fig. 1.2. Communication between 
each neuron is achieved through chemical (or electrical) synapses. The terminal button has a 
membrane which is known as the presynaptic membrane and conversely on the cell or 
dendrite on which the synapse is acting there is a postsynaptic membrane. 
 
 
Fig 1.2 – Synaptic clef between two neurons [8] 
 
Within the terminal button of the axon are synaptic vesicles, also known as neurotransmitter 
vesicles. Neurotransmitters are chemicals which are used to amplify, modulate and relay 
signals between one neuron and another neuron. The neurotransmitters are packaged within 
the vesicles and cluster beneath the presynaptic membrane. They are then released into the 
synaptic clef and bind to receptors located within the postsynaptic membrane causing ion 
channels to open or close. This affects the potential of the postsynaptic membrane. A 
synapse can be differentiated into two categories; Excitatory, where neurotransmitters serve 
to increase the potential of the membrane; Inhibitory, where neurotransmitters decrease the 
potential.  
 
The soma performs temporal summation of incoming synaptic transmissions, and has a 
typical resting membrane potential of -65mV. If several combined synaptic inputs serve to 
increase the postsynaptic membrane potential (PSP), above a specific threshold voltage, then 
the neuron will generate an action potential. In this case the neuron is said to fire. This 
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action potential propagates down the axon of the postsynaptic neuron causing synaptic 
connections to be activated. Fig. 1.3 shows the generation of an action potential when three 
successive synaptic inputs occur. The action potential occurs on the occurrence of the third 
input. After the action potential has been generated the neuron enters a refractory period. 
The refractory period occurs when the membrane potential undershoots its resting potential, 
causing the neuron to enter a state of hyperpolarisation. The refractory period is due to 
inactivity in the voltage-gated sodium channels and a lag in the closing of potassium 
channels within the neuron. As the potassium channels begin to close, the membrane 
potential begins to return to its resting potential, causing the refectory period to last up to 
milliseconds.   
 
Fig 1.3 – PSP response to three synaptic inputs and generation of an action potential [9] 
 
1.2.2 Synaptic Plasticity  
The synapse is responsible for adaption and learning within the neural network, through the 
modification of the synaptic weight. A synapse has the ability to influence the firing of the 
postsynaptic neuron either as an individual or as part of several synaptic inputs. A strong 
synapse has the ability to cause the postsynaptic neuron to fire in the absence of additional 
synaptic inputs. In contrast a weak synapse may not have any effect on the firing of the 
postsynaptic neuron. However since a synapse has the ability to change its strength, a weak 
synapse could eventually become strong and vice versa. Hence the synaptic weight can 
either be increased, (potentiation), or decreased, (depression). This modification can either 
be; short term, STP (short term potentiation) or STD (short term depression); or long term, 
LTP or LTD change in the synaptic weight. 
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To explain what actually takes place within a biological synapse to cause a change in the 
synaptic weight, it is important to firstly understand that in biology there are two main types 
of synapse, namely electrical and chemical. It is the latter of these which exists in greater 
numbers within a biological neural network [11 12]. A chemical synapse, hereafter referred 
to as a synapse, passes information from the presynaptic neuron cell to the postsynaptic 
neuron cell via the release of neurotransmitters into the synaptic cleft, [11 12]. The synaptic 
vesicles are released from/contained within the presynaptic axon via the opening or closing 
of voltage-gated calcium ion, Ca
2+
 channels. In the postsynaptic neuron, neurotransmitter 
receptors interact with the released neurotransmitters to cause some change in potential of 
the postsynaptic cell [4 7, 8-12], Fig. 1.3. 
 
 
Fig 1.3 – Cross section of synaptic cleft between two neurons [146] 
 
Within the postsynaptic neuron cell, there are two main types of neurotransmitter receptors; 
NMDA receptors, NMDARs, and AMPA receptors, AMPARs. LTP and LTD are the main 
causes of synaptic weight change. It is thought that LTP and LTD cause changes to both the 
presynaptic and postsynaptic neurons through changes in neurotransmitter receptors [12-19]. 
In [14] it is proposed that NMDARs play an important role in the induction of LTP and LTD 
within the synapse. Specifically the structure, composition and number of the NMDARs can 
change depending upon whether LTP or LTD is taking place. During LTP it is widely 
accepted that the concentration and permeability of NMDARs is increased within the 
postsynaptic neuron. Conversely during LTD the concentration of NMDARs are reduced 
and as such the probability of neurotransmitters interacting with the receptors is also 
reduced [11, 12].  In addition to NMDAR modifications, AMPARs also experience change 
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during LTP and LTD [18]. During LTP the number of AMPARs increases in the plasma 
membranes at the synapse. This is done through activity-dependent changes in the 
biophysical properties of AMPARs in the synapse. This further enhances the effect that the 
presynaptic neuron has on the postsynaptic neuron [18]. LTD does not cause this 
modification.  It is also suggested that due to the increase in NMDARs in the postsynaptic 
neuron during LTP, an increase in Ca
2+
 also occurs [14]. This indicates that LTP and LTD 
are also based upon the amount of Ca
2+
 which is present in the postsynaptic neuron. 
Synaptic weight can be quantified of as the number of NMDARs, the modification effect of 
AMPARs and the quantity of Ca
2+
.  
 
Hebb’s theory [20] describes how the synaptic weight is allowed to change, based upon the 
inputs and outputs of each neuron within the neural network. Hebb states that; 
 
“when an axon of cell A is near enough to excite a cell, B, and repeatedly or persistently 
takes part in firing it, some growth process or metabolic change takes place in one or both 
cells such that A’s efficiency as one of the cells firing B, is increased”.  
 
When the input from neuron A, meets or exceeds the threshold value of neuron B (and this 
is a repeated process) then the synaptic weight between neuron A and neuron B is increased. 
Conversely if A has little or no effect on B then the synaptic weight is either kept constant or 
reduced, depending upon additional factors [20]. 
 
Fig 1.4 – (a) Symmetric (b) Asymmetric STDP Curves 
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A further development of the Hebbian learning concept was the introduction of spike timing 
dependent plasticity, STDP, in 1983 [21]. STDP is concerned with modification, (increase 
and decrease) of the synaptic weight based upon the relative timings of pre- and post-
synaptic spikes. In biological neural networks, there are two main types of STDP; 
symmetric, Fig. 1.4(a), and asymmetric, Fig. 1.4(b), [21-28]. 
 
In symmetric STDP the synaptic weight is updated under the following conditions: 
 If the time difference between the occurrence of the pre and post synaptic input, ∆ts 
= tpost-tpre, is equal to 0, then the maximum positive weight update, ∆w, occurs. This 
increases the stored synaptic weight. 
 As ∆ts→t1, then ∆w beings to decrease in magnitude, (but is still positive) until at 
∆ts = t1, ∆w=0. Again this still has the effect of increasing the stored synaptic 
weight. When ∆ts increase past t1, ∆w now becomes negative, thus beginning to 
decreasing the stored synaptic weight. As ∆ts→t2, ∆w is such that it tends towards 
the maximum negative weight update, at ∆ts = t2. Finally when ∆ts>t2, ∆w→0. 
 
Symmetric STDP modification of the synaptic weight is dependent upon ∆ts only and not 
the temporal order of pre- and post-synaptic spikes occur. Asymmetric STDP modifies the 
synaptic weight based upon the temporal order of pre- and post-synaptic spikes and ∆ts. The 
synaptic weight, w, is updated under the following conditions; 
 Increased if a pre synaptic spike occurs prior to a post synaptic spike (pre-post 
spiking) – this is LTP. 
 Decreased if a post synaptic spike occurs prior to a pre synaptic spike (post-pre 
spiking) – this is LTD. 
 
The magnitude by which the synaptic weight is modified, ∆w, is determined by; 
 │∆ts │→0, ∆w→│∆wmax│ 
 │∆ts │→∞, ∆w→│∆wmin│ (∆w→0) 
 
Of the two STDP rules presented, it is asymmetric STDP, (hereafter referred to as STDP), 
which is thought to occur more frequently in biology [22, 26-28]. It is worth noting that the 
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exponential functions shown in Fig. 1.4(b) are not a pre-requisite for STDP but rather are a 
mathematical convenience.  It is only necessary for the relative timings to produce 
reinforcement or reduction of the weights to be realized. 
 
1.2.3 Artificial Neural Networks  
Artificial Neural networks, ANN, are mathematical or computational representations that are 
inspired by and aim to emulate the structure and operation of biological neural networks. 
ANNs consist of simplistic processing elements (neurons) which can be interconnected to 
generate a neural network. Typically ANNs are used when either a highly complex or no 
algorithm exits to solve the specified problem.  Hardware [34-37] and software [38-41] 
applications include; pattern recognition, image processing, control and robotic systems. 
While software implementation is the easier of the two to implement however in order to 
simulate large complex networks additional computational resources are required. 
Additionally current computer processors operate in serial. Therefore it is not possible to 
accurately simulate a large, complex, parallel system using software. Hardware ANNs offer 
a greater deal of biological plausibility, flexibility and potential in terms of parallelism, real-
time operation and speed. Fig 1.5 presents an example of an artificial neuron which can be 
trained to find an optimal solution and solve a specified problem. This is done by a learning 
rule which modifies the weighted connections (synapses) between each neuron.  
 
 
Fig 1.5 – Artificial neural network neuron model with X1 – Xn represent the inputs to the neuron, Wk1 - 
Wkn represent the synapses and their associated weight, and yk is the output from the neuron. 
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The output from the summing junction is given as; 
         
 
         (1.1) 
 
and the output from the neuron, yk, is; 
               (1.2) 
 
     represents an activation function which determines when the neuron will fire. The first 
generation of ANN consisted of McCulloch-Pitts neurons. McCulloch-Pitts view neurons as 
computational units which use a threshold activation function. McCulloch-Pitts neurons 
produce an output of 1 when the weighted sum of its inputs is    >  . If the weighted sum is 
   ≤   an output of 0 is produced. Within the network information is coded by the presence 
or absence of action potentials. Even though McCulloch-Pitts neurons produce a digital 
output, they have been successfully applied in networks of multilayer perceptron or 
Hopfield nets, where the overall output required is Boolean. 
 
Threshold activation functions were replaced with continuous activation functions in the 
second generation of ANN. Continuous activation functions, such as sigmoid or hyperbolic 
tangent functions, allowed for analogue inputs and output to be used. An example of a 
logistic sigmoid function is shown in equation 1.3, where   represents the slope parameter 
for the activation function. 
 
     
 
          
      (1.3) 
 
Modification of the synaptic weight will alter the flow of information within the network. 
The strength of the inputs to the neurons are altered such that the neuron’s weighted sum 
output is also changed. This forms the simplified basis for learning and synaptic plasticity. 
In the second generation of ANN, a continuous activation function was implemented. This 
allows for learning rules based upon gradient-decent algorithms to be used which can train 
and change the weights between neurons and aid in the network accomplishing its task. 
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Figure 1.6 shows an example of a fully connected feed forward neural network which can be 
implemented using so-called second generation artificial neurons. In this network 
information is only passed forward in the network from input to output. No feedback of 
information from output to input or hidden layers occurs. In more complex networks 
feedback paths are included as they offer greater stability and parallels with biological 
networks. Recurrent networks and networks which require digital outputs can also be 
implemented using the second generation of ANN. 
 
Fig 1.6 – A fully connected feed forward neural network consisting of two input neurons, 4 neurons in the 
first hidden layer, 4 neurons in the second hidden layer and 1 neuron in the output layer 
 
1.2.4 Spiking Neural Networks  
Both the first and second generation of ANNs have been shown to emulate the main features 
of biological neural networks; plasticity, summation and thresholding. However they do not 
capture all of the biological features of a neural network. Experimental results indicated that 
rate coding does accurately describe activity in the brain. Rate coding implies an averaging 
mechanism is used. However in biology, neurons operate by “spike or no spike” mechanism 
with a base firing rate, described as an intermediate frequency of spiking. While the second 
generation can implement this intermediate frequency of spiking, it still lacks some 
important biological features. Recent research has suggested that the timing of individual 
action potentials, spikes, is actually used to code information within the brain [29-30]. 
Neurologists also believe that the human brain’s computational power is in its ability to 
process large numbers of these spikes in parallel [30]. Thus spike-based coding schemes are 
considered to be more efficient than rate-based coding [31].  
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The third generation of artificial neural networks, spiking neural networks, SNNs, raises the 
biological plausibility by utilizing individual spikes. SNNs are designed such that the scale 
and connectivity observed in the brain is mimicked in hardware. Specifically hardware 
neural networks need to occupy a minimum circuit area and have low power consumption. 
Additionally SNNs build upon previous generations of ANN, by emulating various neuronal 
functions: spatial and temporal summation of input signals, threshold, plasticity, refractory 
periods and learning. Computation and communication of information within the network is 
done through the spatial-temporal summation of individual spikes, which is akin to 
biological neurons. Therefore since SNNs use pulse coding as opposed to rate coding, this 
allows for information to be multiplexed as both frequency and magnitude.  SNN do not fire 
at the end of each propagation cycle, rather they only fire when the weighted sum of their 
inputs causes the membrane potential of the neuron to exceed its threshold value. In [30] it 
has been shown that spiking neural networks have more computational power over 
equivalent networks of static neurons. 
 
1.2.5 Spiking Neuron Model 
Hodgkin and Huxley in 1952 developed the first scientific model of a spiking neuron, 
establishing the idea that ionic currents give rise to action potentials, spikes, within the cell 
membrane [33]. They proposed that the ion current, conductance and membrane potential in 
the neuron must be considered when modelling neurons.  
 
Fig 1.7 – Hodgkin and Huxley Neuron Model 
 
In Hodgkin and Huxley’s neuron model, shown in Fig. 1.7, the cell membrane of the neuron 
is represented by the capacitor. When the capacitor voltage exceeds the threshold, charge is 
released. The period of time for which it takes to discharge the capacitor can be analogous to 
the refractory period of a cell membrane once it has fired. The two main ion channels which 
occur in a biological neuron, the sodium and potassium ion channels are represented by the 
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two non-linear conductance’s K and Na respectively. The conductance R represents a 
leakage channel within the neuron. If a current is injected into the circuit, then it will either 
add more charge to the capacitor or leak away through the three channels. The circuit was 
used to model the shape of an action potential of a biological neuron within the axon of a 
giant squid [33]. 
 
While the Hodgkin-Huxley model accurately reproduces the shape of action potentials, 
refractory period, rest response and repetitive firing, it is complex and nonlinear. Simplified 
models with a higher level of abstraction, such as the integrate-and-fire (I&F) neuron were 
established to provide an intrinsic understanding of the structures of neural excitation and 
network behaviour. The I&F model considers a neuron as a homogeneous unit which will 
only generate a spike if the total excitation is sufficiently large [42]. An improvement to the 
I&F model, ‘leaky I&F’ shown in Fig. 1.8, which takes into account that the biological 
membrane potential will decay over a set period of time  known as the membrane time 
constant. The leaky I&F model performs temporal summation of all the input spikes. If the 
total of this summation is greater than the threshold voltage, then this will cause the neuron 
to fire, producing an output spike.  
 
Fig 1.8 – Equivalent circuit for the leaky I&F neuron model [43] 
 
If a current I(t) is injected into the neuron model, capacitor C is charged. Resistor, R, is 
provided such that the membrane potential can be reset when no current is present within the 
circuit. This is the path for the leaky current. Therefore I(t) can be given as follows [33]; 
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Voltage V(t), represents the membrane potential and   is the time constant of the leaky 
integrator. Considering the case when the membrane has a constant current, I(t)=I0, resetting 
potential of zero, and t
(1)
 denotes the time of the occurrence of the first spike, then; 
 
               
      
 
        (1.7) 
 
If V(t) <  , the threshold value, then no output spike is produced. However if V(t) >   then a 
spike will occur a time t
(2)
.  Once the second spike has occurred, the membrane potential is 
reset and the process can start again. Finally the threshold condition, the time at which the 
second spike occurs, t
(2)
, can be found from 1.8; 
 
            
         
 
        (1.8) 
 
Biological neurons use spikes and spike trains to encode information [29, 30]. Additionally 
spatial-temporal information is also incorporated in a biological network [44]. Therefore any 
SNN model should incorporate the inter-spike interval, ISI. The ISI is defined as the time 
between two successive spikes within a spike train [45]. If the ISI between spikes can be 
found, then an idea of how spatial-temporal coding of information takes place within neural 
networks can be established. Rearranging 1.8 gives the equation for the ISI, T. 
 
      
   
     
       (1.9) 
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A significant amount of research has been undertaken in assessing the computational power 
and implementation of SNN in both software and hardware [34-41]. While the 
implementation of SNN in software is often easier to realise, there are disadvantages. If the 
network size is continually increased, the computational resources required to simulate the 
networks increases significantly. This can result in an increase in the processing power as 
well as a reduction in the operational speed of the proposed SNN. Hardware neural networks 
by contrast offer a greater degree of plausibility and benefits in terms of operational speed 
and real-time parallel processing ability. By increasing the size of a SNN in hardware, the 
complexity of the network is increased, but the operational speed of the network can remain 
unaffected. Additionally it is possible to build a hardware SNN with neurons that operate in 
parallel in real-time. 
 
However there are drawbacks and problem areas which need to be taken into consideration 
when implementing hardware neural networks. Firstly the brain shows that parallel 
processing can be achieved through massive connectivity between neurons in a small area. 
Therefore any SNN in hardware must achieve a similar plausible scale of connectivity while 
occupying a small circuit area. In addition, hardware SNN must have minimal power 
consumption, akin to that of biological networks. Secondly hardware SNN must capture the 
computational power of the brain. This is to say that hardware SNN must implement; 
spatial-temporal summation of signals, thresholding, synaptic plasticity, refractory periods 
(to prevent unwanted synaptic weight change) and learning. The final area which must also 
be considered is that of interconnect. The ability to connect multiple neurons using 
traditional metal connections can hinder the massive connectivity which occurs in biology. 
Therefore alternative interconnects between neurons are to be sought; RF, optical, AER 
(address event representation) and Network on a Chip [36 47-50] are a few of the possible 
methods which can be used. 
 
 
1.2 VLSI Neural Networks 
The field of neuromorphic engineering has evolved over the last decade’s years [53-69]. 
Neuromorphic engineering has focused on the implementation of biological neural networks 
in hardware using VLSI techniques and custom designed silicon circuits. Semiconductor 
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devices in particular are becoming common device building blocks for emulating neural 
system in hardware. This is because semiconductor devices contain physical properties 
which aid in the modelling of neural systems. Designers exploit these features to build 
massively parallel systems. In biology, in particular nervous tissue, information is encoded 
and manipulated in terms of charge conservation, which occurs naturally in semiconductor 
circuits. Electrons in semiconductor devices, like ions within nerve tissue, are in thermal 
equilibrium with respect to their surroundings. The fundamental forces which cause ion flow 
within biology are akin to those which cause electron flow within MOS transistors operating 
at low currents, [52].  In addition, semiconductor devices have mechanisms which can be 
used for long-term memory storage which allows synaptic plasticity and learning 
mechanisms akin to that found in biology [70].   
 
The use of VLSI has provided a powerful resource which allows for analogue, digital and 
mixed-signal implementation of SNN in hardware. Analogue implementations can exploit 
the physical properties of semiconductor devices to emulate neural features in hardware. 
The main advantage of analogue VLSI is that operational speed and packing densities are 
higher compared to digital VLSI. This allows for more efficient and massively parallel 
systems in analogue VLSI. In addition to this analogue VLSI neural networks can operate 
and integrate with real time, real analogue world systems without the need for DAC and 
ADC [52]. However disadvantage of analogue VLSI is that they are sensitive to noise and 
prone to process variations, particularly at low currents, as well as interference.  
 
Digital VLSI systems offer a greater computational power, higher precision, 
programmability and reliability over analogue VLSI. In addition, synaptic weights can be 
stored either locally on chip or more frequently, externally off chip. However in order to 
achieve these features, digital VLSI circuits suffer from reduced computational speeds and 
an increase in the circuit density and power. Additionally there still exist several limitations 
in VLSI networks in that consideration and attention needs to be given to the adaptability, 
scalability, flexibility and a maximization of speed with respect to conventional sequential 
processors.  Hybrid analogue and digital systems in VLSI offer advantages over purely 
analogue or digital VLSI networks in that, dense, massively parallel, integrated neural 
circuits that operate in real time can be built. These circuits have the propensity to capture 
the computational power and efficiency of biological systems in hardware. 
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Examples of elementary biological circuits which replicate the functionality of various 
neural systems in silicon have been established over the years. These massively parallel 
signal processing systems have successfully implemented; silicon retinas [54, 59, 63, 68-
76], silicon cochlear [77, 78, 84,85], auditory midbrain [79], olfaction chips [88, 89] and 
motion sensing [77, 79, 80-83]. 
 
In [54] Mahowald and Mead proposed a silicon retina which generates an analogue output in 
response to its detection of the contours of a moving input stimuli. An alternative silicon 
retina by Zaghloul and Boahen [63, 76] consist of an array of 60x96 phototransistors and 
processing circuit. Zaghloul and Boahen’s retina can generate an output spike which mimics 
the response of both ON-sustained and OFF-sustained ganglion cells within the retina. An 
adaptive olfaction chip produced by Koickal et al [89] using analogue VLSI has also been 
studied.  The inclusion of  both an on-chip chemosensor array and sensor interface has 
allowed them to integrate with on-chip spike timing dependent learning circuits to 
dynamically control synaptic weights to allow for odour detection and classification. Finally 
Rasche [68] presents an adaptable and excitable membrane within a network of spiking 
units. The units have been designed such that they can be integrated in to other 
neuromorphic systems to allow implementation of various visual neural networks including 
but not limited to; contour detection and propagation, image segmentation and processing as 
well as motion detection [83].      
 
In order to implement higher levels of cognition and processing, several novel multichip 
approaches and communication protocols between multiple chips have been examined [66, 
69, 90-93]. The neuromorphic systems presented use a design strategy akin to that found in 
biology; local computations are performed in analogue and the results are communicated 
between neurons using all-or-none binary spiking events. AER, address-event representation 
is a common communication protocol language used within neuromorphic chips [67, 93-
101]. AER uses time-multiplexing to emulate the massive connectivity found in biology. 
The address encoder generates a unique address for each neuron when a spike occurs. The 
address is then transmitted along a digital bus to the receiving chip which proceeds to 
decode the address and selects the corresponding location. This is an asynchronous protocol 
where the time that the address appears on the bus directly encodes the spike time. In [92] 
another neuromorphic multichip is outlined which implements orientation hypercolumns in 
mammalian primary visual cortex. These consist of a single silicon retina which feed 
multiple orientation selective image filtering chips [91]. Each of these chips contains 2-D 
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arrays of neurons each tuned to the same orientation and spatial frequency but are in 
different retinal locations. All of the chips operate in continuous time and communicate 
through spike-encoded inputs and outputs which are transmitted using digital asynchronous 
AER protocol. 
 
Other projects have instead focused on implementing more complex and biologically 
accurate neural networks in hardware. The Blue Brain project aims to create a detailed 
simulation model of the neural activity of a human brain. The first stage of the project 
completed in 2006 was to simulate the neocortical column of a rat using IBM’s BlueGene 
supercomputers [102]. BlueGene successfully simulated a neocortical column of 100,000 
complex neurons down to the cellular level. In addition to this BlueGene can also simulate 
100 million ‘simple’ neurons in order to understand how a mouse’s brain functions. The 
project main focus is more on obtaining and simulating a biologically accurate model to 
further the functionality, potential and understanding of the human brain, than to find 
potential applications for the models generated.  
 
The SpiNNaker project aims to simulate in real-time a billion neurons [102-106]. The 
SpiNNaker chip is a massively-parallel multiprocessor chip with a fault-tolerant architecture 
designed to implement various neuron models while mimicking neural computation [107]. 
The SpiNNaker chip contains 20 ARM968 processing cores with dedicated memory, and 
1GB of off-chip SDRAM which is used to hold the synaptic weight of each synapse. SNN 
have been implemented using SpiNNaker chips, [103], which implement a modified 
Izhikevich model, [109]. In addition, STDP has also been implemented, [108].  
 
Finally the FACETS project aimed to implement computational architectures inspired by 
biology which exploit both the connectivity and biophysical behaviour of neural networks 
which underline human cognition [110-114]. The main focus of the FACETS project was to 
gain an understanding of the computational power of the human brain, echoing the aims of 
the Blue Brain Project. The project aimed to achieve this through the wafer scale integration 
of analogue processing elements to produce a neuronal chip consisting of 384 analogue 
Hodgkin-Huxley neurons with a total of 100,000 synaptic connections on a single silicon 
wafer. In addition to this several new novel computational paradigms have been identified. 
Specifically a general model, the Liquid State Machine, has been developed which provides 
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a biologically realistic version of computation in cortical microcircuits. This is a universal 
model for analogue computations and is an improvement on the alternative Turing machine 
model [146].  
 
The aforementioned projects while useful in gaining an understanding in the accurate 
modelling and functionality of the computational power of the human brain have drawbacks. 
Specifically all three projects require large areas of silicon (physical space), have a high cost 
to implement and power consumption compared to customized silicon circuits. Customized 
circuits aim to emulate the functionality of brain functions without the high level of 
biological accuracy employed by the BlueBrain, SpiNNaker and FACETS projects. 
 
1.2.1 Silicon Neural 
The neuron is the main building block of biological neural networks. It is the central 
processing unit which acts upon all inputs, deciding whether an output should be generated. 
There are two main design routes, principles, which determine the design of hardware 
neurons. The first route is to design conduction based neurons [115, 116]. In this case the 
silicon neuron faithfully recreates and mimics the channel conductance which is seen in 
biological neurons. In particular the membrane and ionic currents which occur within the 
neuron are modelled accurately. Ion currents cause nerve impulses, action potentials, as well 
as the discharge of these impulses within a neuron. The most common type of conduction 
model which is realized in hardware is the model by Hodgkin-Huxley [115]. In [115] it is 
proposed that the ion currents within a neuron can be modelled using standard MOS 
technology.  
 
Farquhar & Hasler, [116], echoed the idea that exploiting MOS device characteristics can 
allow the ion currents of a biological neuron to be emulated. Farquhar & Hasler proposed 
that the two main ion currents can be modelled individually. A sodium circuit using four 
transistors and two capacitors models the sodium ion current, Fig. 1.9. The potassium circuit 
model (two transistors and one capacitor) models the potassium ion current, Fig. 1.10.  
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Fig 1.9 – Equivalent Farquhar & Hasler Sodium Current Model [46] 
 
 
Fig 1.10 – Farquhar & Hasler Potassium Current Model [46] 
 
The ion currents flow through a membrane and are non-linear, having an exponential 
relationship to the voltage across the membrane. In biological systems the sodium channel is 
voltage gated; it will respond to changes in voltages across the membrane. Additionally it 
contains both activating and inactivating mechanisms which cause changes in the currents 
magnitude as these increase or decrease, a similar response to that of a band pass filter. The 
potassium channel is slightly different in that it is only activating, thus is akin to a low pass 
filter. In [117], the MOSFET is proposed to be analogous to the bio-channel. When it is 
operated in sub-threshold it produces a current which is comparable to the ion currents 
within a biological neuron. The voltage controlled channel which exists between the source 
and the drain is comparable to a feature of a biological neuron; the pore, the physical 
structure through which the ion currents flow. The gating membrane, which controls the 
pore, is analogous to the gate of the MOSFET. 
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Duperyron et al [118] developed a more complex conductance-based neuron using multiple 
integrated circuits. The neurons are based Hodgkin and Huxley formulism, replicating the 
ionic currents and its dependency upon the potential of the membrane in hardware. The 
circuit sums three currents at a membrane capacitor, producing an action potential, akin to 
biological neurons, if greater than the membrane potential. Despite the comparisons to the 
dynamic features and functionality of a biological neuron, the overall size and power 
requirements of the conductance based neurons make them unfeasible for use in real 
applications.  In [55] an alternative silicon neuron is proposed which is akin to the designs 
by Hodgkin and Huxley model [33]. The proposed neuron is a sophisticated circuit designed 
to replicate, efficiently, the ion channels with a biological neuron to a high degree of 
biological accuracy. The circuit operates in real time and has low power consumption. 
However the neuron circuit is complex requiring over twenty MOSFETs. 
 
While conduction-based neurons aim to faithfully recreate the channel conductance as well 
as other features of biological neurons. there is a trade-off between the complexity and 
functionality, and the size and power requirements [55, 115-118.] This has led to second 
design route and the rise of phenomenological neurons. Phenomenological neurons are 
designed to reproduce certain computational properties, features, of biological neurons as 
efficiently as possible; including spiking, plasticity and leakage.  
 
Fig 1.11 presents several phenomenological neurons realised in silicon. In [52] Mead 
presents a axon-hillock circuit consisting of an integrated capacitor connected to two 
inverters and a feedback capacitor with a reset transistor driven by an output inverted, Fig 
1.11(a). Output spikes are the generated when a voltage across the integrator capacitor 
(representing the membrane potential) exceeds the switching threshold of the first inverter. 
The circuit in [52] is commonly used in VLSI neural networks [62]. There are drawbacks to 
the approach undertaken in [52, 62] in that it requires a large amount of power and the 
switching threshold of the inverter is dependent upon process parameters. It does not model 
any additional biological characteristics such as refractory periods. In [119] a neuron cell is 
proposed which utilizes an electrically programmable conductance, Fig. 1.11(b).  
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Fig 1.11 – Neuron Circuits – (a) [52], (b) [119] 
 
Chun et al [120] propose a neuron circuit comprising of 19 MOSTs, Fig. 1.12(a). The circuit 
contains programmable parameters which can be used to adjust the gain of the output from 
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the neuron as well as the threshold of membrane potential of the neuron. Fig. 1.12(b) [121] 
presents an oscillator circuit for use with Izhikevich neurons [122], Fig 1.12(c). The 
combination of the two circuits, requiring up to 14 MOSFETs, allows for the simulation and 
implementation of a range of cortical neuronal cells.  
 
Fig 1.12 – Neuron Circuits – (a) [120], (b) [121], (c) [122],  
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Fig 1.13 – Neuron Circuits – (a) [123], (b) [36], (c) [62] 
24 
 
Fig. 1.13(a) presents a spiking neuron cell comprising of 5 transistor and 2 capacitors [123]. 
The neuron cell allows for the implementation of both inhibitory and excitatory spiking 
activity within the neuron. In addition to the aforementioned neuron models, several 
phenomenological neurons are also based upon the leaky integrate and fire model [36, 62, 
124, 125], Fig. 1.13(b, c) and Fig. 1.14(a, b). In [36] Indiveri et al propose a I&F neuron 
constructed using various semiconductor devices to mimic several biological features in 
hardware including; using a source follower to control the spiking threshold voltage; a 
positive feedback inverter to aid in reducing the circuits power consumption. Refectory 
periods are also implemented using an inverter with controllable skew rate. These models 
[36, 62, 124, 125] are more complex than the aforementioned models containing a larger 
number of useful features, including; variable threshold voltages, refractory periods. 
Additionally the inclusion of variable output pulse duration, spiking frequency adaptation, 
controllable leakage paths and temporal summation of input signals make these models 
more suitable for implementation of VLSI neural networks [36, 62, 124, 125].  
 
Fig 1.14 – Neuron Circuits – (a) [124], (b) [125] 
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Fig 1.15 – Neuron Circuits – (a) [126, 127] (b) [128] 
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Shiabata and Ohmi [126, 127] present a point neuron model constructed using a n-channel 
floating gate MOSFET, Fig. 1.15(a). The neuMOSFET performs temporal summation of all 
input signals at the gate level where the potential of the floating gate is given by equation 
1.10. If the potential of the floating gate exceeds the threshold voltage of the device (as seen 
from the floating gate) an output is produced. 
 
   
                    
    
     (1.10) 
        
   
         (1.11) 
 
Like the neuMOSFET, Wong et al also propose a floating gate neuron device which 
produces an output based upon the temporal summation of input signals. The circuits 
proposed by Aunet et al [128], Shiabta et al [126, 127] and Wong et al [129] all exhibit low 
power consumption. In [128] a perceptron is presented which achieves low power 
dissipation by utilising subthreshold MOSFETs, Fig. 1.15(b).  
 
Each of the neuron circuits presented here all contain various limitations when considering 
their ability to create large networks of inter-connected neurons. There is a fundamental 
design trade-off between biological accuracy and the complexity in their design to emulate 
these features in hardware. Circuits which are biologically accurate tend to be complex, 
requiring a large area of silicon and in some cases have a large power consumption [36, 62, 
124, 125]. While devices which emulate basic, minimal, features are simpler, smaller, 
circuits with low power consumption [126-129]. 
 
 
1.2.2 Silicon Synapse 
Synapses are junctions between neurons which allow a neuron to transmit electrical or 
chemical signals to another cell. Synapses have the ability to adapt and change based upon 
internal and external inputs. These changes contribute to development of both long- and 
short- term memory aiding in learning within the network. It is believed that within the 
human nervous system each neuron can have up to 10
4
 synaptic connections [130]. 
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Therefore any synapses which are realised in hardware can potentially account for a large 
portion of the silicon required to implement neural networks in hardware. Therefore 
consideration to both the functionality, size and power consumption when developing a 
synapse in silicon. 
 
Several silicon synapses have been proposed which aim to replicate the functionality of a 
biological synapses in VLSI. Hasler et al. [131] propose that a silicon synapse should 
contain five main properties; 
 Synaptic weight should be stored permanently in the absence of learning 
 Synaptic output should be a product of the neuronal input signal and synaptic 
weight 
 Have a minimal area 
 Have a low power dissipation 
 Capable of Hebbian or back-propagation learning such that the synaptic weight can 
be modified 
 
In Fig. 1.16(a) a compact silicon synapse is proposed, which is activated by an active-low 
input spike [52]. While this synapse has been used in a variety of VLSI neural networks, it 
does not integrate input spikes into a continuous output current [63, 135, 134]. This means 
that it cannot differentiate between input spikes of the same mean firing rate, but with 
different spike timing distributions. A CMOS based synapse is presented in Fig.1.16(b) 
[136, 137, 144, 145]. The synapse is an integrator synapse which consists of a weight 
transistor, M3, a spike input transistor, M4, and a current mirror, M1 and M2. The output 
from the current mirror is a mean output current which increases with repetitive input 
spikes.  
 
A charge transfer synapse, CTS is presented in Fig.1.16(c) [138]. The synapse comprises of 
a MOST transistor operating in subthreshold with two MOST capacitors in close proximity. 
One capacitor is biased into strong inversion, such that the density of charge underneath the 
gate represents the synaptic weight. When a presynaptic spike is applied to the second MOS 
capacitor the charge density in the well falls and produces a current spike at the output. The 
amplitude of the output spike is related to the charge density in the well, controlled by the 
associated gate voltage. Spikes from an array of CTSs are aggregated using a current mirror. 
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The transistor serves to restore the charge in the well, the rate at which this occurs is 
determined by its associated gate voltage and is akin to the refractory period. An advantage 
of this synapse is that it is compact and has a low power consumption due to its ability to 
operate in transient mode. 
 
 
Fig 1.16 – Synapse Circuits – (a) [52], (b) [136, 137, 144, 145], (c) [138] 
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Fig 1.17 – Synapse Circuits – (a) [36, 139], (b) [140], (c) [141] 
 
Fig.1.17(a) presents a bistable synapse proposed by Indiverdi et al. [36, 139]. The proposed 
synapses can implement several complex biological features such as short- and long-term 
synaptic plasticity. The synapse implements long-term plasticity through the STDP and 
bistability blocks, while short term plasticity is handled by the STD block, Fig.1.17(a). 
While the bistable synapse can implement this complex biological behaviour it requires a 
large amount of silicon to be implemented and is not suitable for larger neural networks. 
Additionally the synaptic weight is stored locally on a capacitor, no non-volatile memory, 
NVM, is included for weight storage. Other synapse circuits have been proposed which 
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implement synaptic depression, Fig.1.17(b) [140] and (c) [141]. In [140] the synapse circuit 
presented implements short-term synaptic depression via computational features such as the 
1/f law, and detection of long intervals of presynaptic silence. The circuit comprises of 
seven transistors and two capacitors. In [141] short term synaptic depression is again 
implemented using a simplistic seven transistors and two capacitor circuit.  
 
1.2.2.1 Floating Gate Synapses 
Floating gate synapses have also been implemented, where the synaptic weight is stored 
locally as charge, Fig.1.18(a) [142] and Fig.1.18(b)[143]. Charge can then be updated by 
either hot electron injection or Fowler-Nordheim tunnelling, the resulting weight charge can 
then be used to manipulate the output response of the synapse. For a large synaptic weight 
the synapse has a much greater effect on the associated neuron, conversely a synapse with a 
small synaptic weight has a reduced effect.  
 
Fig 1.18 – Synapse Circuits – (a) [142], (b) [143] 
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Fig 1.19 – Synapse Circuits – (a) [131, 132], (b) [133] 
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Hasler et al [131, 132] present a single transistor learning synapse which uses a floating gate 
to store the associated synaptic weight, Fig. 1.19(a). The proposed synapse simultaneously 
performs long term synaptic weight storage as well as computation of the product of the 
input signal and floating gate value. The product of input signal and synaptic weight 
produces an output current to an associated neuron. Additionally the weight can also be 
updated via Hebbian or back propagation learning rules. Diorio et al propose an improved 
CMOS synapse, which includes the ability to implement local long-term adaptation, Fig. 
1.19(b) [133]. The proposed synapses allows for self-tuning analogue circuits for use in 
mixed-signal system-on-chip implementations. 
 
In Figs.1.16-1.19, it can be said that silicon synapses can be implemented in a variety of 
ways; CMOS based circuits [34-36, 52, 62, 68, 133, 136-139, 142, 143], and floating gate 
devices [37, 131, 132]. Additionally various biological features including; long-term [36, 
100], short-term plasticity [140, 141], facilitation and depression [34, 142, 143] as well as 
learning and adaptation can also be emulated in hardware. However there still exists a trade-
off between functionality and synapse size when realised in hardware. 
 
1.3 Thesis Overview 
Effective realisation of neural networks in hardware requires circuits which can capture the 
physical biological features such as elasticity, parallelism (interconnection of neurons), 
facilitation and depression, temporal summation, thresholding, and refractory periods. To 
fully implement these efficiently in silicon there is a pressing need for small geometry, low 
power and biological plausible synapse and neuron circuits.  
 
Two of the key features of a synapse is its ability to learn and modify its weight. In biology 
there are several different methods which govern the charge in synaptic weight, and these 
need to be captured and emulated in hardware neural networks. One of the key synaptic 
plasticity rules is spike-timing-dependent plasticity, STDP. This governs the long-term 
memory of a synapse which aids in learning. For this to be implemented in hardware a 
compact and low-power circuit needs to be designed. 
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The key contributions of the work presented in this thesis are;  
 A review of the implementation of STDP in hardware neural networks, HNN. This 
review assess the critical biological features which are required and identifies the 
main trade-offs between biologically accuracy and circuit complexity which need to 
be considered.  
 A floating gate, FG, device is presented which is outlined which can be integrated 
with silicon synapses to provide local, long-term storage of synaptic weight. The 
synaptic weight is represented as charge stored on the FG. This thesis also presents 
a model of the charge storage characteristics of the FG device to assess the potential 
range of synaptic weights possible. 
 A compact circuit which emulates a biologically plausible version of STDP in HNN 
is presented. The circuit has been designed such that it is to operate in-conjunction 
with the FG device presented in this thesis. The circuit captures the basic notion that 
pre-post spiking cause an increase in the synaptic weight, while post-pre spiking 
cause a decrease in the synaptic weight. In both cases the time difference between 
spikes determines the magnitude of the synaptic weight change.  
 
The remainder of this thesis is organized as follows; Chapter 2 presents an overview and 
review of the implementation of spike-timing-dependent plasticity, STDP, in hardware. An 
overview of the relevant semiconductor physics is given in Chapter 3. A model and 
experimental results of a floating gate device fabricated in a standard CMOS process is 
presented in Chapter 4. The floating gate device is to be integrated with a charge transfer 
synapse to provide long term synaptic weight storage [8, 138]. A compact STDP circuit for 
use with floating gate synapse is presented in Chapter 5 together with simulation and 
experimental results to demonstrate its operation. In Chapter 6 an overview of limited 
precision weights, LPW, and the advantages for use in analogue hardware neural networks 
is given. Floating gate devices are limited in the amount of charge which can be stored. 
Since the charge represents the associated synaptic weight, there will be limited number of 
weights which can be implemented in hardware. LPW allows a network to be trained to 
provide a useful function when the number of weights is limited. A summary of the thesis 
and future work are given in Chapter 7.  
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Chapter 2 – Implementing STDP in Hardware Neural 
Networks: A Review and Perspective 
 
2.1 Introduction 
In recent years there has been increasing interest in the design and implementation of 
devices and circuits which mimic biological neural network features. The ITRS roadmap for 
silicon indicates that alternatives to traditional computational circuits will be required since 
Moore’s Law is nearing an end. Neural Networks in hardware are seen as one potential 
paradigm. 
 
Neural networks are massively parallel computational systems constructed using neurons 
and synapses. Research has suggested that the number of neurons in the human brain is of 
the order of 10
14
[1] each with up to 10
3
 synaptic connections. The third generation of so-
called neuromorphic engineering is based in Spiking Neural Networks, SNNs. It is believed 
that the behaviour of SNNs is more biologically plausible since a spiking neuron operates by 
using a train of spikes which incorporate spatial-temporal information.   
 
Significant research has been conducted to develop very large-scale integrated circuit 
(VLSI) implementations of biologically inspired neural networks [25]. While these types of 
circuits can be a powerful resource for constructing neural networks, they often lack the 
ability to produce simple compact structures which can be used to build biological scale 
networks. This is mainly due to the additional complex circuitry required to emulate the 
functionality of a synapse [2,3]. Thus it is this inability to build biological scale networks 
and the notion that semiconductor devices possess some similarities to biological neurons 
and synapses which has led to additional research into single transistor type devices which 
can be used to implement synapses and neurons, [5-11]. In both cases in order for neural 
networks to be able to do anything useful, that is, learn and adapt to various internal and 
external influences, there must be some method to realize plasticity. Synaptic plasticity is 
described as the increase or decrease of the synaptic weight between a pre- and post-
synaptic neuron within the neural network [12]. 
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Hebb’s theory [11] describes how the synaptic weight is allowed to change based upon the 
inputs and outputs of each neuron within the NN. Hebb states that; “when an axon of cell A 
is near enough to excite a cell, B, and repeatedly or persistently takes part in firing it, some 
growth process or metabolic change takes place in one or both cells such that A’s efficiency 
as one of the cells firing B, is increased”. Essentially it is stated in [11] that when the input 
from neuron A, meets or exceeds the threshold value of neuron B (and this is a repeated 
process) then the synaptic weight between neuron A and neuron B is increased. Conversely 
[11] also states that if A has little or no effect on B then the synaptic weight is either kept 
constant or reduced, depending upon additional factors. 
 
 
Figure 2.1 - (a) Symmetric STDP Curve. (b) Asymmetric STDP Curve 
 
A further development of the Hebbian learning concept was the introduction of spike timing 
dependent plasticity, STDP, in 1983 [13]. STDP is concerned with updating, both increasing 
and decreasing the weight of a synapse based upon the relative timings of pre- and post-
synaptic spikes. In biological neural networks, there are two main types of STDP, namely 
symmetric, Fig. 2.1(a), and asymmetric, Fig. 2.1(b), [14-17].  
In symmetric STDP the synaptic weight is updated under the following conditions: 
 If the time difference between the occurrence of the pre and post synaptic input, 
∆t=tpost-tpre, is equal to 0, then the maximum positive weight update, ∆w, occurs. 
This increases the stored synaptic weight. 
 As ∆t→t1, then ∆w beings to decrease in magnitude, (but is still positive) until at 
∆t=t1, ∆w=0. Again this still has the effect of increasing the stored synaptic weight. 
When ∆t increase past t1, ∆w now becomes negative, thus beginning to decreasing 
the stored synaptic weight. As ∆t→t2, ∆w is such that it tends towards the maximum 
negative weight update, at ∆t=t2. Finally when ∆t>t2, ∆w→0. 
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Therefore, it can be said that in symmetric STDP, the update of the synaptic weight is 
dependent upon ∆t and not the order in which the pre and post spikes occur. Unlike 
symmetric STDP, asymmetric STDP updates the synaptic weight based upon the order in 
which the pre- and post-synaptic spikes occur and the time difference between them. 
Therefore the synaptic weight is updated under the following conditions; 
the weight update, ∆w is; 
 Increased if a pre synaptic spike occurs prior to a post synaptic spike. 
 Decreased if a post synaptic spike occurs prior to a pre synaptic spike. 
 
The magnitude of ∆w is determined by; 
 │∆t│→0, ∆w→│∆wmax│ 
 │∆t│→∞, ∆w→│∆wmin│ (∆w→0) 
 
Of the two STDP rules presented, it is the latter of these, namely asymmetric STDP, 
(hereafter referred to as STDP), shown in Fig 2.1(b), which is thought to occur more 
frequently in biological neural networks, [14], [18-20]. This method is seen as the chosen 
STDP rule to implement in hardware, as it is more biologically plausible.  It is worth noting 
that the exponential functions shown in Fig. 2.1b) are not a pre-requisite for STDP but rather 
are a mathematical convenience.  It is only necessary for the relative timings to produce 
reinforcement or reduction of the weights to be realized. 
 
Once possible alternative to STDP in hardware could be to increase or decrease the synaptic 
weight by a constant fixed amount, ∆Vw. This would be based solely on the order in which 
the pre- and post-synaptic spikes occur. If the presynaptic spike occurred prior to the 
postsynaptic spike then the synaptic weight would be increased by ∆Vw. Similarly if the 
postsynaptic spike occurred prior to the presynaptic spike then the synaptic weight would be 
decreased by ∆Vw. This rule would remove the need to calculate ∆t, therefore ∆Vw ∝1/∆t 
does not occur. However additional research would be need to see if this rule is biologically 
plausible.  
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An alternative to STDP is the BCM, Bienenstock, Cooper and Munro, learning rule. This 
rule can be used to evoke LTP and LTD within a neural network. LTP and LTD are induced 
based upon the comparison of correlated pre and post-synaptic firing rates to a threshold 
value [59]. Specifically the change in synaptic weight is dependent upon the instantaneous 
pre and post- synaptic activity as well as a slow varying time-averaged value of post-
synaptic activity. Additionally it is the threshold value which varies as a function of the 
post-synaptic activity in order to ensure that the model is stable. BCM like STDP is an 
improvement upon Hebb's theory in that it has the ability to decrease the effect that a pre-
synaptic neuron has on a post-synaptic neuron by decreasing the synaptic weight between 
the two neurons. 
 
Another potential learning rule could be implemented in hardware is the idea of synaptic 
scaling [20]. Like the BCM rule this attempts to address the instability in Hebbian learning 
by introducing a stabilizing mechanism which is based upon the firing rate of the post 
synaptic neuron [20]. Synaptic scaling works by adjusting the weight of the synapse at a 
particular neuron by either subtracting an arbitrary amount or by multiple of a specified 
synaptic efficacy. This is done such that competition between neurons is introduced. 
 
The two alternative learning rules presented are both based upon Hebbian learning, and 
while they promote stability and a change in the synaptic weight, they are complex learning 
rules based upon the activity of pre, post-synaptic activity as well as prior activity of post-
synaptic responses. Therefore these rules may require large complex circuitry to implement 
in hardware. It is proposed that a simplified form of Hebbian learning which can also 
decrease the synaptic weight should be implemented in hardware. One such rule uses 
subtractive normalization such that pre-post spiking introduces an increase in the synaptic 
weight between two neurons and repeated pre-post spiking subsequently cause further 
increase to this weight. However should a post-pre spiking event occur then all synaptic 
weights are decreased by a fixed amount [60]. 
 
The remainder of this chapter is organized as follows; in sections 2.2-2.5, an overview is 
presented of the reported methods of implementing synaptic plasticity in hardware neural 
networks, HNN, with specific emphasis on STDP Section 2.6 contains a discussion on the 
various methods presented with emphasis on the complexity and scalability of the circuits 
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presented. In this paper scalability refers to the ability to use the STDP circuits in 
conjunction with hardware neurons and synapses to generate a neural network consisting of 
sufficient neurons and synapses to undertake useful tasks. Additionally suggestions are 
made as to how synaptic plasticity can be implemented in future HNNs. Conclusions are 
made in section 2.7.  
 
2.2 STDP in Hardware – Symmetric Circuits 
In this section a review of reported methods of implementing synaptic weight update using 
symmetric circuits, with particular reference to STDP in HNN is presented and explained.  
 
In [21], [22] a VLSI model of a neural network which uses STDP to update the synaptic 
weights between two associated neurons is presented. The model contains an STDP circuit 
and this is shown in Fig. 2.2. This STDP circuit is used with every synapse within the 
network and is symmetric with respect to pre- and post-synaptic inputs. MOSFETs, M1-M4 
are used to form a latch which can operate within two states; a delay measurement mode and 
result, and an accumulation mode. For the case when M1 and M3 are conducting, then M6 
will isolate the three MOSFETs connected in series, M8-M10 from the supply. Transistor M7 
connects capacitor C1 to the supply via the current source M11. M11 in turn keeps the gate 
voltage of M13 high. Additionally if both row and column resets are held at ground, C2 will 
maintain its charge. Thus the voltage on C2 represents ∆Vw, the change in synaptic weight 
since the last reset signal occurred. 
 
If a pre-synaptic input occurs, M2 and M4 will begin to conduct and the latch is put into 
measurement mode. C1 is thus isolated from the supply and M12 charges C1 to an initial 
voltage, V1. Transistors M8-M10 are isolated to the positive supply by M6 during the 
measurement mode. Since these MOSFETs operate in the sub-threshold regime, C1 is 
discharged if any other pre-synaptic spikes occur, then C1 is again pre-charged to V1, thus 
resetting the measurement mode. When a post-synaptic spike occurs, the measurement mode 
is ended and the latch switches into the accumulation mode. C1 is now discharged via M7, 
this activating M13 for a period of time which is proportional to the remaining charge on C1. 
This in turn removes an amount of charge on C2, equivalent to F(∆t) which can be thought 
of as ∆Vw. 
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Figure 2.2 - STDP circuit [22] 
 
It should be noted that this circuit is used in conjunction with a DAC and digital memory. 
The synaptic weights are stored in a digital form within the proposed neural network. The 
overall size of the STDP circuit presented in [22] is approximately 5x10µm
2
 using 0.18µm 
process. 
 
A VLSI spike-driven, dynamic synapse is presented in Fig. 2.3[23]. The synapse has the 
ability to update its weight based upon the occurrence of pre- and post-synaptic input spikes. 
 
 
Figure 2.3 - Synapse circuit proposed by Mitra el al. in [23] 
 
The weight update circuit receives both pre- and post-synaptic spikes and will update the 
stored synaptic weight, Vw, on each pre-synaptic spike. In order for the synaptic weight to 
be updated, Vpot must be low when the pre-synaptic spike occurs. This allows for the node 
Vw to receive a positive charge packet. The magnitude of this charge packet is dependent 
upon Vup. Conversely if Vdep is high during a pre-synaptic spike, then Vw is decreased 
through the application of a negative charge packet to Vw. In the event that Vup is high and 
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Vdep is low when a pre-synaptic spike occurs then the synaptic weight, Vw, is not modified. 
While the circuit presented has the capability to update the synaptic weight, it should be 
noted that the method used to update the synaptic weight is not strictly STDP but rather it is 
a variation on the STDP rules presented previously.  
 
An improvement to the synaptic circuit presented in [23] is presented in [24]. The weight 
update circuit presented in Fig. 2.3 is updated such that it now takes into account the post- 
synaptic spike after Vpot, Fig. 2.4(b). The circuit blocks presented in Fig. 2.4 [24] serve to 
update the synaptic weight. In Fig. 2.4(a), the pulse-shaping circuit is used to generate the 
two signals Vpot and Vdep. These voltages are used in the synaptic weight update circuit of 
Fig. 2.4(b), when a fast digital pulse Vspk occurs due to the corresponding neuron emitting a 
spike. Voltages Vpot and Vdep both have a sharp onset and a logarithmic decay, and are used 
to realize the potentiation (increase in the synaptic weight) and depression (decrease in the 
synaptic weight), characteristics of the associated synapse. 
 
Figure 2.4 – (a) Pulse shaping circuit. (b) Improved weight update circuit proposed in [24] 
 
Voltage, Vw0 represents the synaptic weight of the synapse and is updated according to the 
relative timings of the pre- and post-synaptic spikes. Transistors M1 and M6 operate in the 
sub-threshold regime, and are used to generate positive and negative currents which are 
proportional to Vpot and Vdep respectively. M2 and M5 act as switches which are only ‘on’ 
for the duration of the pre- and post-synaptic spikes. M3 and M4 are used to regulate the 
maximum amount of current which can be used to inject or remove charge on the capacitor 
Cw during the input spikes. 
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If a pre-synaptic spike is followed by a post-synaptic spike after a time ∆t, then M1 
generates a current, Ipot, which is proportional to ∆t and increases the stored charge on Cw, as 
Qinj= Ipot∆t. If a post-synaptic spike is followed by a presynaptic spike after a time ∆t, M6 
generates a current, Idep, which is proportional to ∆t and decreases the stored charge on Cw, 
as Qinj = Idep∆t. By varying Vp and Vd, various incarnations of the STDP curve can be 
generated by the circuit presented in [24], shown in Fig. 2.5(a). However by keeping both 
Vp and Vd set to constant values a typical STDP can be generated, as shown in Fig. 2.5(b). 
 
 
Figure 2.5 - (a) 4 STDP curves obtained by varying Vp and Vd. (b) STDP plot obtained for Vp=4.0V and 
Vd=0.6V [24] 
 
A further improvement to the synaptic weight update circuit is presented in [25, 26], shown 
in Fig. 2.6. The circuit of Fig. 2.4(a) has been adapted and integrated with that of Fig. 2.4(b) 
such that the circuit shown in Fig. 2.6 is obtained. This new STDP circuit is now symmetric 
and can be used to increase or decrease Vw0. 
 
Figure 2.6 - STDP circuit proposed in [25,26] 
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The operation of the new STDP circuit is now considered.  If a pre-synaptic spike occurs 
prior to a post-synaptic spike, then upon the arrival of the pre-synaptic spike Vpot is 
generated, with the decay set by Vtp. As in [24], Vpot is used to generate current Ipot, and as 
such Ipot will cause an increase in the charge stored on capacitor Cw, provided that the pre-
synaptic spike is still occurring. Similarly if a post-synaptic spike occurs first, the arrival of 
the post-synaptic spike causes Vdep to be generated. The decay of Vdep set by Vtd. Vdep 
generates current Idep, which serves to decrease the charge stored on capacitor Cw, provided 
that the post-synaptic spike is still occurring. Bias voltages Vp and Vd are used to set an 
upper limit for the amount of charge which can be injected on to or removed from Cw. The 
change in Vw0, ∆Vw0 is given by Eqns. (1) and (2), where Cp and Cd are the parasitic 
capacitances of nodes Vp and Vd respectively and ∆tspk is the pre- and post-synaptic spike 
width. 
 
∆Vw0 = ∆tspk(Ipot/Cp)  if tpre<tpost    (1) 
 
∆Vw0 = ∆tspk(Idep/Cd) if tpost<tpre    (2) 
 
 
Figure 2.7 - (a) STDP curves obtained from experimental results by varying Vpot and Vdep. (b) STDP 
curves obtained for varying values of Vp and Vd [26] 
 
Fig. 2.7(a) presents experimental results obtained for only varying Vpot and Vdep 
respectively, while Fig. 2.7(b) presents the situation for varying Vp and Vd only. In both 
cases it is clear to see that STDP type curves are obtained for the circuit. While the curves 
presented do not show the exponential decay of Fig. 2.1(b), they do show an STDP 
relationship in that if a pre-synaptic spike occurs first then the synaptic weight is increased 
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and the magnitude of this increase is dependent upon ∆t. Similarly if a post-synaptic spike 
occurs first, then the weight is decreased and again the magnitude is dependent upon ∆t. 
 
A variation on the standard STDP rule is presented in [27] using the circuit presented in Fig. 
2.8. The STDP rule is changed such that instead of maximizing the synaptic weight change 
when pre- and post-synaptic spikes occur near-to simultaneously, the circuit aims to update 
the synaptic weight such that spikes become more coincident. The STDP curve for this 
circuit is presented in Fig. 2.9.  Fig. 2.8 can be split into two main parts, N1-3 and P1-3 
(MOSFETS) control the decrease in Vw (the synaptic weight), while N4-9 and P4-9 control 
the increase in Vw, which operates in “mirror image” to the decrease mode. To explain how 
the circuit operates, the decrease in synaptic weight is considered. When spike 3 occurs, 
capacitor C1 is discharge via N1, and then via P1 is charged up to VDD. This causes a 
voltage pulse to occur at the gate of N8. This pulse defines the window in which synaptic 
weight change can occur. When spike 3 occurs at time t(3), capacitor C2 is discharged and 
then charged via N3 and P3 respectively. The resulting voltage pulse occurs at the gate of 
N7 and defines the magnitude of the weight change. As the voltage across C2 increases with 
time, the amount of weight change is also increased proportionally to the delay between t(3) 
and t(3p), (t(3p) is the time at which spike 3p occurs), until the maximum weight change of 
Vn is reached. Thus if spike 3p occurs within the time window, Cw is discharged through N7, 
N8 and N9 in proportion to the voltage across C2. The reduction in Vw reduces Vramp causing 
the next spike, 3p, to occur at a time closer to spike 3.  
 
 
Figure 2.8 - Weight adaptation circuit proposed in [27] 
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Figure 2.9 - Simulated STDP curve [27] 
 
Another novel STDP circuit is presented in [28] and is constructed using decay-stages, 
integrators and SRAM. As with the circuit presented in [22], the circuit proposed in [28] is 
symmetric with respect to pre- and post-synaptic inputs, Fig. 2.10. The decay stage and 
integrator are used to implement potentiation and depression of the synapse. The SRAM is 
used to hold the binary state of the synapse, that is, if it is potentiated or depressed. 
Considering the case when the pre-synaptic spike occurs first; when the pre-synaptic spike 
occurs, the capacitor within the decay circuit is charged and then begins to discharge 
linearly. This charge is passed through an exponential function circuit and the resulting 
charge is passed to the integrator circuit when the post --synaptic spike occurs. Once in the 
integrator, the charge decays linearly again. 
 
When the post-synaptic spike occurs, the cross-coupled SRAM reads the voltage which is on 
the integrator capacitor. If this voltage is greater than the threshold voltage of the SRAM, 
the SRAM switches state and becomes potentiated. Conversely if a post-synaptic spike 
occurs prior to the pre- synaptic spike, then the SRAM state is switched to depression-mode. 
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Figure 2.10 - STDP circuit constructed using decay, integrator and SRAM [28] 
 
 
Figure 2.11 – Asymmetric STDP circuit [11] 
 
In [11] an asymmetric STDP weight update circuit is presented. Fig. 2.11 depicts a circuit 
which can be used to generate the asymmetric STDP curve, shown in Fig. 2.1(b). The circuit 
block of Fig. 2.24 updates Vwij based upon the temporal order and time difference between 
the pre- and post-synaptic spikes. Increasing the synaptic weight is done using 
transconductance amplifier, A1. If a pre-synaptic spike occurs first, a non-linear waveform 
is generated, V1 which occurs at the input to A1. If Vref1=Vref2+Vth, then A2 cannot update 
the synaptic weight. When the post-synaptic spike occurs, Vwij is increased proportionally to 
V1(t)-Vref. Decreasing the synaptic weight is done using transconductance amplifier A2, 
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such that Vwij is decreased proportionally to V2(t)-Vref. In addition if pre- and post-synaptic 
spikes occur at the same time, then the current generated by A1 and A2 cancel each other 
out. 
 
2.3 STDP in Hardware – Asymmetric Circuits 
In this section we present a review of asymmetric circuits which implement STDP. An 
alternative method to implement STDP is described in [29-31] and shown in Fig. 2.12. The 
circuits allow for the implementation of an asymmetric decaying learning window, similar 
to that shown in Fig. 2.1(b). The circuit Fig. 2.12(a), updates the synaptic weight by 
increasing or decreasing the charge stored on capacitor Cw, represented by its equivalent 
voltage Vw, (Vw is inversely proportional to the weight). If a pre-synaptic spike occurs 
which has a pulse width in the order of µs, preLong, then Ibpot occurs and a voltage on 
transistor N5 is connected to N2, which decays with time across Cpot. When the post-
synaptic spike occurs, this causes N3 to turn on. This causes the weight voltage Vw to 
decrease by an amount which reflects the time which has elapsed since the last pre-synaptic 
spike. Therefore, the synaptic weight is increased. 
 
The synaptic weight is decreased in the circuit presented in Fig. 2.12(b). In this case when a 
non-causal interaction between pre- and post-synaptic spike occurs, the post-synaptic spike, 
(again with a pulse width in the order of µs), postLong, charges Cdep. The charge which is 
accumulated leaks through N3 and a set of nonlinear currents Idep_x are sent to weight update 
circuit instead of Idep. Thus when the pre-synaptic spike occurs, P1 (Fig. 2.4(a)) is switched 
on and Vw is pulled up to Vdd, causing a decrease in the synaptic weight. Experimental 
results are shown in Fig. 2.13. 
 
Figure 2.12 - (a) Weight update circuit. (b) Depression decay waveform circuit [30] 
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Figure 2.13 - (a) Variation in peak value of ∆Vw, caused by varying Ibpot and Ibdep. (b) Variation in decay 
rate of STDP curve due to varying Vbpot and Vbdep [31] 
 
The results presented in Fig. 2.13 indicate that STDP can be implemented in HNN by the 
circuits presented in Fig. 2.12 and should be compared to those of  the notional STDP curve 
presented in Fig. 2.1(b). From the results, it is clear to see that the shape of the STDP, the 
decay of the curve and maximum magnitude of the weight update are dependent upon Ibpot, 
Ibdep and Vbpot and Vbdep respectively. By varying these four values, various incarnations of 
the STDP curve can be implemented. Therefore, these values must be chosen prior to the 
implementation of the circuit within a neural network, and must be set as constants for 
subsequent use of the circuit when used with other synapses within the neural network. 
 
Another possible method for implementing STDP is presented in [32]. In this method an 
STDP block is used which consists of two temporal summation blocks used in conjunction 
with a synaptic weight control block, as shown in Fig. 2.14. 
 
 
Figure 2.14 - STDP block diagram containing pulse-type neuron model (P-HNM) [32] 
 
Fig. 2.15 shows the temporal summation circuits and synaptic weight control circuit which 
is used to update the synaptic weight using STDP. 
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Figure 2.15 - Synaptic weight generation circuit [32] 
 
  
Figure 2.16 - Pulse-type hardware neural network with STDP circuit [33] 
 
An improvement to the circuit presented in Fig. 2.15 is presented in [33], and shown in Fig. 
2.16. In both cases, the synaptic weight is stored on a capacitor, Cw and this is updated by a 
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change in current, additionally the STDP circuit is used in conjunction with inhibitory inter 
neurons. Fig. 2.17 indicates that this circuit [33] can be used to generate both asymmetric 
and symmetric STDP, where as ∆t→0, ∆Vw is suppressed, due to the use of inhibitory inter 
neurons. 
 
 
Figure 2.17 - Experimental results (a) Asymmetric time window, (b) Mexican-hat time window [33] 
 
An STDP circuit constructed using two limiters, a delay-stage and correlator is shown in 
Fig. 2.18[34]. The limiters within the circuit are used to convert voltage pulses of U1 and U2 
into sub-threshold currents pulses. A bias current I1 drives m4 and m5 and m6 is used to 
generate current I2 since m4 and m6 have a common gate. Transistor m7 is turned on by the 
application of VDD  to U1 (subsequently it can be turned off by the application of 0V), and I1 
is copied to m8, which forms part of a current mirror with m8 and m9. A pMOS common-
source amplifier is formed by m9 and m10, with a gain which is proportional to Vb1. As Vb1 
tends to 0, the gain of the amplifier increases. Parasitic capacitor, C2, is Miller-multiplied by 
the pMOS amplifier, thus temporal changes of U2 are delayed at the output of the amplifier, 
Dout. 
 
Figure 2.18 - STDP circuit constructed using two limiters, delayer and correlator [34] 
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The correlator is constructed using a pMOS differential pair, m11,12 with bias transistor m13. 
When U2 has a voltage of VDD applied to its gate, I2 is copied to m13 through the current 
mirror constructed using m15 and m16. Current Iout is only obtained when U2 = VDD. Iout is 
then integrated and normalized to produce the weight change; the results are presented in 
Fig. 2.19 and Fig. 2.20. Fig. 2.19 presents half of the ideal symmetric STDP curve which is 
generated by using Fig. 2.18 without limiters. Fig. 2.20 presents a full symmetric STDP 
curve which is generated by the circuit of Fig. 2.18 but this time with the limiters in place. 
From both sets of results it is clear to see that the integration of Iout, represents ∆Vw, and that 
as ∆t is increased a decrease in Iout occurs, hence ∆Vw is decreased, until it reaches its 
minimum value and then begins to increase back to 0. This corresponds to the STDP curve 
shown in Fig. 2.1(a). 
 
Figure 2.19 - STDP curve generated without using limiters [33] 
 
 
Figure 2.20 – Asymmetric STDP curve generated with limiters [33] 
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A more complex implementation of STDP in hardware is shown in Figs. 2.21, 2.22 [35]. In 
Fig. 2.21(a) the floating gate node, fg, is updated through the application of the control 
signals generated by the circuits presented in Fig. 2.21(c) and Fig. 2.22. Fig 2.21(b) 
represents the synapse proposed in [35].In Fig. 2.21(c), the circuits which generate P and M 
respectively are similar to that shown in Fig. 2.21(b) with the exception that fg is now 
replaced with a  fixed bias voltage. Additionally the control pulses, vtunctrl and vinjctrl, 
which are generated upon the application of post- and pre-synaptic spikes respectively are 
generated by the circuit shown in Fig. 2.22 where vmem is replaced with P* and M* 
respectively. 
 
Figure 2.21 – (a) Floating gate node update circuit. (b) Proposed synapse. (c) Control pulse circuits, 
vinjctrl and vtunctrl are generated upon the occurrence of pre and post synaptic spikes. [35] 
 
The circuit has been designed such that the synaptic weight is updated with a modified 
STDP rule. The modification which is implemented in [35] is that tunnelling and injection 
currents are only activated when the integrated sample or pre- and post-synaptic spike 
activity exceeds a predefined threshold value. This is done so that the gate oxide is not 
degraded over the life time of the network. 
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Figure 2.22 – Soma type circuit proposed in [35], which is used to generate P* and M* used in Fig. 21(c). 
 
In [11] both symmetric and asymmetric STDP circuits are presented where the former is 
also presented in [36]. The symmetric STDP circuit is shown in Fig. 2.23. Additionally Fig. 
2.24 presents the delay and inversion circuit, D&I, which is used in Fig. 2.23. The 
symmetric STDP circuit consists of two main blocks, namely that for spike-detection, SD, 
and weight update, WU. The toggle flip-flop (T-FF) in the SD block changes twice when 
pre- and post-input spikes occur, one after the other (note that the order in which they occur 
is not important). The changes in the T-FF are detected by the D&I and NOR circuits. The 
result of this detection is to send a first spike to WU via in1 and the second spike via in2.The 
synaptic weight, Vwij, is updated based upon the time difference between pre- and post-
synaptic spikes, by the WU block. The block WU updates VWij as follows; when a spike on 
in1 occurs, MOSFET MA generates a ramp signal VA(t) on capacitor CA which is controlled 
by bias voltage Vb_rmp. Simultaneously VSW generated by D&I goes high and VA is turned 
into a non-linear waveform via MB and CB and occurs as the positive input to the 
transconductance amplifier. When VSW returns low, VB returns to Vref through resistor R. If 
in2 occurs while VB is not equal to Vref, then Vwij is updated through the charging or 
discharging of Cwij. However, if in2 occurs while VB=Vref, then the synaptic weight is not 
updated. The shape of the STDP curve, Fig. 2.1(a) is determined by the bias voltages within 
the circuit. 
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Figure 2.23 – Symmetric STDP circuit [11] 
 
The circuit can be reset by the AND, delay and inversion, D&I, and NOR circuit. The reset 
occurs when pre- and post-synaptic spikes occur simultaneously and in this case the T-FF 
switches once. The D&I circuit used in Fig. 2.23 consists of three inverters and a bias 
MOSFET. The bias MOSFET is used to determine the delay time for the circuit. 
 
 
Figure 2.24 – Delay and Inversion circuit [11] 
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2.4 STDP in Hardware –  Compact Approaches 
A more compact implementation of STDP is presented in [43]. A two-terminal synapse 
which is constructed using PFET transistors with a shared, floating gate is shown in Fig. 
2.25. The floating gate is updated based upon the timings of pre- and post-synaptic spikes. 
The pre-synaptic spikes are asserted to the sources of both transistors and body of the left 
transistor, while the post- synaptic spike is asserted to the drain of the left PFET only. Note 
that the post-synaptic spike defines the potential of the drain on this programming transistor. 
The drain of the right hand side PFET passes a current to an integration node. 
 
Figure 2.25 – Two terminal synapse which updates stored charge (representing the synaptic weight) via 
STDP. [43] 
 
When a pre-synaptic spike is followed by a post-synaptic spike, both pre- and post-synaptic 
spikes will overlap resulting in a large transient difference in the source-drain voltage of the 
programming PFET. This causes hot electron injection to occur, such that electrons tunnel 
onto the floating gate, thus decreasing the stored voltage, and hence increasing the synaptic 
weight. If a post-synaptic spike is followed by a pre-synaptic spike, then FN tunnelling 
occurs. In this case electrons tunnel of the floating gate which is increases the stored 
voltage, thereby decreasing the associated synaptic weight. Simulations showing STDP are 
shown in Fig. 2.26.  
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Figure 2.26 – Simulated STDP curve using circuit presented in Fig. 27 [43] 
 
 
2.5 STDP in Hardware – Systems Level Approaches 
SpiNNaker is a massively-parallel multiprocessor chip, [39], which is designed to mimic 
neural computation. Fig. 2.27 presents the SpiNNaker chip layout which contains 20 
ARM968 processing cores with dedicated memory, and 1GB of off-chip SDRAM which is 
used to hold the synaptic weight of each synapse between neurons. Spiking neural networks 
have been implemented using SpiNNaker chips, [40], which implement a modified 
Izhikevich model, [49]. In addition, STDP has also been implemented, [41]. 
 
The approach used in the design of the SpiNNaker concept is to use Izhikevich neurons with 
STDP synapses, while maintaining a biologically plausible amount of connectivity within 
the network. This allows real-time simulations of neural networks which are biologically 
inspired rather than biologically accurate, [39],[40],[50]. Biological data is used as a source 
of inspiration for the models but not as a constraint for the design and implementation of the 
network [50], 
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Figure 2.27 – SpiNNaker chip architecture [40] 
 
In addition to the SpiNNaker project, another massively parallel on-chip system is the Blue 
Brain project. The Blue Brain project aims to build a complete biologically accurate model 
of the human brain for simulation on a custom designed IBM Blue Gene supercomputer 
[51]. Detailed biologically plausible models of the various neurons within the brain have 
been established [51-53] to facilitate the building of a model of the human brain. These 
models are then used to realise the fundamental building block of the cerebral cortex, the 
neocortical column. The neocortical column consists of approximately 10,000 
interconnected neurons, and within the human brain there are over a million instances of the 
neocortical column [51, 52]. Synaptic connections are modelled using results from 
physiological recordings [52] such that synaptic biophysics and dynamics are taken in to 
account. Additionally, synaptic plasticity is implemented on both local and global levels 
within each neocortical column.  
 
In order to simulate a neocortical column, 10 neurons and their synaptic connections are 
mapped on to each processor within the Blue Gene supercomputer. With this mapping it is 
possible for over 100,000 complex neurons to be simulated [51-58]. As with SpiNNaker, the 
Blue Brain project uses mathematical equations to represent each neuron and synapse 
together with their connectivity and learning methods. The equations used to model the 
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synapse and their functionality use a biological approach based on ion channels contained 
within the synaptic clef of two connecting neurons. This is considered to make the overall 
simulation approach biological accuracy rather than simply biologically plausible or inspired 
[51-58]. Hence STDP is implemented within the Blue Brain project using biologically 
relevant algorithms rather than as physical circuits. 
 
An alternative approach uses a custom field programmable neural network architecture 
(EMBRACE). EMBRACE merges the programmability features of FPGAs and the scalable 
interconnectivity of Networks-on-Chip (NoC) with low-area/power programmable synapse 
cells to realise large scale SNNs [63]. The strategy uses individual NoC routers to group 
multiple synapses and the associated neurons using a novel structure referred to as a neural 
tile. The neural tile is viewed as a macro-block of EMBRACE and merges analogue 
synapse/neuron circuitry (see Fig. 27 and Fig. 28) with NoC digital interconnect to provide a 
scalable and reconfigurable neural building block. The EMBRACE NoC architecture is a 
mesh-based two-dimensional array of interconnected neural tiles, where spike exchanges 
between tiles are achieved by routing packet-based spike events across the array. This 
system level approach is potentially a candidate for mobile neural computing architectures. 
 
In [75] the Perplexus project presents a scalable platform consisting of custom 
reconfigurable bio-inspired and compatible devices is proposed which can simulate complex 
neural network of 10000 with 3000 synaptic connections [76]. The platform aims to do this 
through rich interaction with its intended environment through sensors and also by replacing 
artificial constraints imposed by the programmer with physical constraints imposed by the 
hardware.  The platform consists of a set of VLSI ubiquitous computing modules, ubidules. 
Each ubidule contains two ubidule bio-inspired chips, ubichips. The ubichip is comprised of 
four main parts, a configurable array, encoder/decoder, memory controller and system 
manager, Fig. 2.28. It is this architecture which allows for the implementation of biological 
based reconfigurable mechanisms such as dynamic routing, self replication through self 
reconfiguration and simple connectivity. Using these mechanisms it is possible for 
biological features such as learning, plasticity and evolution (extrinsic, intrinsic, complete 
and open-ended) to be implemented by the ubichip [75, 76].  
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Figure 2.28 – Ubichip architecture [75, 76] 
 
2.6 Discussion 
Given the reliability and maturity of CMOS technology, it is looking increasingly unlikely 
that alternative charge-based technologies will ever compete in the building of large scale 
computing engines. Furthermore, with the inevitable breakdown in Moore’s law, the 
semiconductor industry is actively pursuing new mobile computing devices and 
architectures to augment CMOS with a new set of computational capabilities. A likely 
candidate for this new generation of computing devices is neural networks because they 
offer the possibility of autonomous self-repairing architectures. The ability to self-repair is 
becoming even more crucial because the continual reduction in feature sizes is now resulting 
in a significant reduction in yield due to vulnerable parametric failures. Neural network 
computing architectures offer self-repair because each computing node only supports a 
fragment of the overall problem representation. Therefore, they can tolerate a scattering of 
faults with minimal loss to the representation and additionally minute losses in the 
information processing capability can be partially or in some cases fully undone by a 
continual repair process [74]. However, the devices and circuits that implement the 
computing nodes must be compact and consume minimal power for mobile computing 
devices, while at the same time be faithful to biology.  
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Existing STDP circuits have been reviewed in the previous section and can be segregated 
into two main categories. The first type are circuits which are symmetric with respect to pre- 
and post-synaptic inputs, [11], [21-25],[27,28,33,35,36], they use two identical circuits one 
to increase and another to decrease the synaptic weight. The second type serve to function as 
decision circuits and are not symmetric with respect to inputs, [11], [29-32], [35], [39-41], 
[43], in that it is one dedicated circuit which will update the synaptic weight on average, and 
with the exception of [39-41] and [43], the majority of the circuits proposed require between 
6-30 MOSTs in order to implement STDP and in some cases the smaller circuits require 
additional peripheral circuitry. We have also reviewed system level implementations. The 
SpiNNaker and Blue Brain architectures are not suitable platforms for general purpose or 
mobile computing because of power and area constraints. The approach in EMBRACE, 
which uses compact CMOS to implement the synapse and learning function and NoC 
routers to communicate between cells, holds potential. Given the state of the art in neural 
network implementation it would be interesting and valuable to explore a roadmap to useful 
computing architectures and we address this in the next sections. 
 
The hardware implementations presented in the previous sections indicate that there is a 
fundamental trade-off between biological accuracy and engineering constraints on HNN 
design [50]. A biological neuron is a flexible component which can be used in a diverse 
number of functions from image processing in the visual cortex, to long term memory in the 
brain. The challenge in HNNs is to replicate this functionality of the neuron while 
implementing a compact low power device. There are two main approaches which are used 
in HNNs [50]. 
 
The first is to produce a network which is biologically accurate. Biologically accurate HNNs 
are designed such that they model the large connectivity of biological NNs, which leads to 
problems as most CMOS process only have a limited number of metal layers. This 
limitation can be reduced by implementing multiplexing however this can lead to additional 
problems. A key  problem  relates to  when spikes occurring simultaneously within a short 
amount of time,  causing the multiplexer to drop one of them. This event  then introduces 
timing errors into the system. In addition the neuron, synapse and weight update circuitry 
are generally complex with commensurately poor power efficiency [50]. The second 
approach is to capture only the required functionality of neurons, synapses and synaptic 
plasticity. The point neuron is the simplest type which can be implemented, the  so-called 
leaky integrate and fire neuron [50]. This model can be made more complex by introducing 
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habituation, a decrease in the neurons response to repeated stimuli over a set period of time, 
by increasing its threshold value when input spikes occur. Furthermore,  refractory periods 
can be built into the model. For the case of synaptic plasticity, this means that only a STDP 
or similar weight update method is implemented rather than STDP enhanced by a reward 
mechanism. The STDP circuits presented in previous section constitute only a single, 
synapse. The circuits are relatively complex particularly when the weight update 
functionality is incorporated. However the papers, do not present considerations of scaling 
to build neural networks which can perform useful functions.  
 
Before continuing with consideration of construction of a complex neural network, the 
overall complexity and size of the weight update, STDP circuits presented in the previous 
section will be considered. The circuits presented can be split into two main categories. The 
first type are circuits which are symmetric with respect to pre- and post-synaptic inputs, 
[11], [21-25],[27,28,33,35,36], they use two identical circuits one to increase and another to 
decrease the synaptic weight. The second type serve to function as decision circuits and are 
not symmetric with respect to inputs, [11], [29-32], [35], [39-41], [43], in that it is one 
dedicated circuit which will update the synaptic weight on average, and with the exception 
of [39-41] and [43], the majority of the circuits proposed require between 6-30 MOSTs in 
order to implement STDP and in some cases the smaller circuits require additional 
peripheral circuitry.  
 
To get some idea of scalability, consideration of the implementation of a network to solve 
the simplest benchmark problem, namely the exclusive-OR (XOR) function. The XOR 
problem requires only two inputs which are linearly inseparable. The smallest possible 
neural network which can implement and solve this problem is presented in Fig. 2.29. The 
network consists of two input neurons, two hidden layer neurons and one output layer 
neuron. If the network is fully connected, all neurons in each layer connect to all others in 
the next layer giving a total synapse count of six. Therefore six weight update circuit blocks 
are required in addition to the six synapses and five neurons. 
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Figure 2.29 – XOR neural network architecture 
 
An example of a more complex neural network incorporating so-called hidden layers is 
presented in Fig. 2.30. This unspecified network consists of two input neurons, four neurons 
in the first hidden layer, four in the second and one output neuron. Again it is assumed that 
the network is fully connected. The total number of synapse in this network is now 28; 
hence 28 instances of the weight update circuit are required. 
 
Figure 2.30 – A more complex neural network consisting of two input neurons, 4 neurons in the first 
hidden layer, 4 neurons in the second hidden layer and 1 neuron in the output layer 
 
 We now estimate the footprint of these circuits in a 0.35µm Austria MicroSystems, AMS, 
process where;  
 A minimum feature size NMOS with width = 0.4 µm and length = 0.35 µm has an 
approximate area of 3.58µm
2
.  
 A minimum feature size PMOS (including n-well) with width = 0.4 µm and length 
= 0.35 µm has an approximate area of 14.1µm
2
.  
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Thus for the smallest circuit proposed in [24] which contains 3 NMOS and 3 PMOS devices 
the approximate area for the circuit block is 53 µm
2
. This excludes metal and capacitors. For 
the largest circuit proposed in [21] which contains 12 NMOS and 18 PMOS devices the 
approximate area is ≈300 µm2; again this excludes metal and capacitors.  
 
The two extreme weight update, STDP, circuits proposed in the previous section are now 
considered for use in either of the two aforementioned neural networks, (with the neuron 
and synapse proposed in [44-47]). For the simple XOR problem: 
 The 6 transistor circuit would occupy 6x53= 318µm2 
 The 30 transistor circuit would occupy 6x300= 1800µm2 
 
and for the complex neural network proposed in Fig. 29; 
 The 6 transistor circuit would occupy 28x53= 1484µm2 
 The 30 transistor circuit would occupy 28x300= 8400µm2 
 
In comparison the total area occupied by a single synapse whose area is 25 µm
2
 [47]; 
 In the XOR network the synapses would occupy 6x25= 150µm2 
 In the complex network the synapses would occupy 28x25= 700µm2 
 
By comparing the area taken up by the synapses to that required to update the synaptic 
weight for both neural networks it is clear that the majority of the silicon would be taken up 
purely by the weight update circuit. This exercise serves to emphasis the pressing need to 
design and implement a weight update circuit which is compact and low-power for scalable 
NNs which can implement useful functions. 
 
A useful neural based computing architecture is one which supports a network of neurons of 
sufficient density to solve useful  problems. However, neural network sizes vary greatly 
depending on the application. For example, a character recognition problem was 
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implemented using  a three layered network with just over 300 neurons [69] whereas the 
implementation of the locomotion system for a C-elegant used a total of 302 neurons[70]  
and  a model for the  retina employed 51 neurons [71]. A more complex application 
involving an automatic speech recognition problem using the TI46 speech corpus dataset 
used approximately 8000 spiking neurons [76] while an image processing applications 
required a more complex network of the order of one million spiking neurons [75]. 
Considering the latter as our target network size, there are several problem areas which must 
be considered in achieving this density of neurons. There are technological issues, which 
currently exist for conventional device/circuit processing, such as reducing the gate 
dielectric thickness and gate length, increasing the channel doping to control short channel 
effects and minimizing signal delay and power consumption on interconnect wires. While 
these processing issues give rise to device parameter variability and consequent function 
failure across the chip, they may not be as severe when using a neural network information 
processing platform. This is because in these architectures the processing is distributed 
across many nodes, so they are fault-tolerant to an extent, and furthermore these 
architectures can be tuned using the learning capability to restore functionality.  
 
From an architectural perspective, biological systems do not appear to be very scalable in 
2D. However, for HNN, a mixed signal approach looks to be appropriate because the core 
cell functions are analogue while information between cells is communicated in, essentially, 
a digital format. It follows from this  observation that there is a need for small geometry, 
low-power analogue synapses and neuron cells, since brain development is constrained to 
maximize functionality within minimal space. Furthermore, considerations must be given to 
capturing plausible learning rules such as STDP and the associated weight storage 
mechanism. While off-chip learning and weight storage has been proposed it appears that 
there is a scale limitation due to memory weight bandwidth [73].  Consequently, we need to 
consider localized circuitry for the learning rule as well as some form of floating-gate 
mechanism with drivers for charge control into and off the storage node. Clearly the 
footprint associated with the circuits required for implementing learning synapses dominates 
these architectures, particularly as there are orders of magnitude more synapses than 
neurons.  Consequently small geometry and low power synapses are a further key 
requirement for scalable neural network architectures.  
 
One of the major issues with all modern electronic circuits is interconnect because it 
consumes large areas of potential logic real estate and leads to longer critical path delays. In 
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particular, modern digital architectures, such as FPGAs, typically exhibit switching 
requirements which grow non-linearly with the mesh sizes or number of logic units on the 
device [72]. Also with the ever increasing demand for larger logic densities, new strategies 
are required to support scalable interconnect and the routing of larger customizable and 
dedicated logic clusters. Current manufacturers of devices cannot sustain the growth in 
densities and simultaneously support the configurable routing performance requirements of 
larger future platform devices. 
 
Researchers have investigated several routing optimizations and topologies in attempts to 
improve the routing latency-performance of FPGAs. For example, optimizing the 
performance of switch blocks located within logic clusters by replacing selected buffers with 
pass transistor, providing an average 7% decrease in circuit delays for a given set of 
benchmarks has been reported [63]. Techniques to reduce the routing interconnect density of 
devices with the introduction of a bus-based routing topology were multi-bit buses were 
used to interconnect between clusters of multi-bit logic blocks have also been reported [65]. 
Similar topology work has been investigated with the use of network-on-chip (NoC) where 
packet and switch-based routers are realized on FPGAs to support connectivity [66]. The 
EMBRACE architecture has opted for the NoC based routing scheme with analogue cores 
[63]. It has the potential to provide core packing density with an inter-neuron 
communication scheme that avoids some of the issues associated with FPGAs. If this 
approach could take advantage of multi-level metallization then we envisage that our target 
neuron density could be met.  
 
They are of course other techniques available to improve interconnect density and minimize 
parasitic’s.  For example, the use of nanowires for creating routing topologies. In particular 
Snider [67] and Gojman [68] consider using existing Manhattan style layouts and 
incorporating nanowires to create the interconnect medium. Similarly, workers at the 
California Institute of Technology utilised multi-level nanowires on a programmable logic 
array and achieved an average 18% reduction in routing delays. Such new innovations sound 
promising in providing increased routing performances, however, nanotechnology is 
currently limited by  susceptibility to defects and hence the production yield required to 
implement working circuits. Ultimately future routing performance improvements will 
demand both innovative architectural topologies and migration to new process technologies, 
addressing the reduction in routing complexity, flexibility of programmability, and ensuring 
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scalability with the ever increasing demand for traffic throughput with minimal power 
consumption. 
 
The constraints for designing and implementing a STDP weight update circuit within 
hardware are that the circuit has to implement the asymmetric STDP curve, Fig. 2.1(b), (or a 
variation on this curve). While the symmetric STDP curve, Fig. 2.1(a) is biologically 
plausible, its occurrence in biological neural networks is small compared to the asymmetric 
STDP curve. In addition to this, and as mentioned previously, the STDP circuit should be 
compact. 
 
Additionally there is a trade-off between the ‘accuracy’, (functionality) of the biological 
equivalence and the limitations of physical design and implementation of the NN systems: 
biological plausibility versus engineering. Over the years hardware implementations of 
neurons and synapses have focused upon implementing devices which provide the same 
functionality as their biological counter parts, [39-41]. In order to do this, the circuits, for 
both neurons and synapses have become large and complex [2 4 5], [22-25], [39-41]. 
However more recent models have been proposed which replicate some of the main basic 
functions of neurons [9], [46 47] and synapses [6-8],[10], using simpler circuit designs. 
 
Similarly the weight update circuits presented here have shown that biologically plausible 
STDP can be implemented in hardware but the circuits are complex. Thus there is a limit to 
the biological accuracy of the HNNs, with respect to biological equivalence and what can be 
physically implemented in hardware with a small enough footprint to allow scaling. One key 
requirement in building scalable blocks is to seek alternative learning rules so as to produce 
simpler implementation of STDP in hardware to allow scaling to produce useful 
functionality.  
 
2.7 Conclusions 
Implementation of spike-timing-dependent plasticity, STDP, in hardware neural networks 
has been reviewed. The circuits are either symmetric with respect to pre/post synaptic spikes 
or are of a decision circuit type. However while it has been shown to be possible to 
implement STDP within HNN, little consideration has been given as to both the 
functionality of more complex circuits and scalability of the circuit blocks. In order for the 
78 
 
synaptic weight to be updated the proposed synapse(s) need additional circuitry, which can 
be used to increase or decrease the stored synaptic weight between associated neurons. 
Therefore, each synapse will have to have its own weight update circuit and the large 
footprint of the overall solution severely limits their usefulness. However, there is a trade-
off between the accuracy of the STDP implemented and that of the additional circuitry. If 
STDP is to be biologically accurate, for example by implementing ion channel functionality 
then complex mathematical modelling and dedicated processors are required, as is used in 
SpiNNaker, the Blue Brain Project and the Facets project, [21-22], [39-41], [51-58]. 
However if biologically plausible circuits are used then more compact CMOS circuits can 
be achieved, [23-38]. 
 
When scaling is considered, it is clear to see that the additional circuitry required to 
implement STDP will take up the majority of the silicon. Therefore an alternative method of 
implementing synaptic plasticity within HNNs needs to be considered. These new methods 
must allow for the update in synaptic weight while maintaining a compact and low power 
circuit design, such that more complex neural networks can be constructed. Future work will 
look at alternative biologically synaptic weight update methods which can be implemented 
in HNN using compact circuits. The proposed methods will be assessed both for their 
feasibility when implementing a neural network and their biological plausibility. 
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 Chapter 3 – Fundamentals of Semiconductor Physics 
 
3.1 Introduction 
This chapter is intended to outline the fundamentals of semiconductor physics which are 
relevant to the work presented within this thesis. The operation of the Metal-Oxide-
Semiconductor capacitor, MOS-C, is described and the extraction of key device and process 
parameters from theoretical and experimental results are presented in section 3.2. Test 
devices were incorporated on 3 chip runs; each chip was fabricated in a 0.35μm process 
from Austria MicroSystems (AMS) and used for parameter extraction, in accordance with 
the theoretical analysis presented.  Section 3.3 contains the theory for the dominant leakage 
current mechanism seen in SiO2, namely Fowler-Nordheim (FN) tunnelling. The operation 
of the MOS transistor, including sub-threshold theory, is described in section 3.4. 
Conclusions of this chapter are presented in section 3.5. 
 
3.2 MOS Capacitor 
A fundamental building block of semiconductor devices is the MOS-C. It is fabricated with 
a thin layer of silicon oxide grown on top of a doped semiconductor substrate, with a metal 
contact made to the top. The metal contact can be replaced with a polysilicon electrode, 
referred to as the gate, as shown in Fig 3.1. 
 
 
Fig 3.1 – Cross section of an MOS-C 
 
3.2.1 Operation 
The energy band diagram of a p-type MOS-C is presented in Fig. 3.2. For an ideal MOS-C 
the metal work function, Φm, is equal to the semiconductor work function ΦSi, such that the 
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work function difference Φms is zero. This means that the Fermi level of the semiconductor, 
EF, is aligned with that of the gate. There is no band bending within the device under this 
condition if it is assumed that the gate dielectric is free of any charge and the semiconductor 
is uniformly doped. 
 
Fig. 3.2 – Energy band diagram of an ideal MOS-C 
 
For an ideal MOS-C there are three distinct modes of operation; accumulation, depletion and 
inversion. These are represented by the charge distribution and energy band diagrams 
presented in Fig. 3.3 and Fig. 3.4 respectively. 
 
 
Fig. 3.3 – Charge distribution of p-type capacitor in (a) Accumulation (b) Depletion (c) Inversion 
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Fig. 3.4 – Energy band diagrams for the different operating modes of a p-type MOS-C 
 
The device operates in accumulation when VG < 0V. Due to this negative gate charge, the 
energy bands near to the semiconductor surface are bent upwards, Fig. 3.4(a), with 
positively charged holes forming an accumulation layer at the Si-SiO2 interface, Fig. 3.3(a). 
Since the carrier density within the accumulation layer varies exponentially with the energy 
difference of the intrinsic Fermi energy and the Fermi energy, Ei – EF [1,2], the density of 
holes for the p-type MOS-C is given as; 
 
         
     
  
       (3.1) 
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If a small positive voltage, in the range 0 < VG < VT, is applied to the gate, the holes at the 
Si-SiO2 interface are pushed away such that the accumulation layer is removed and a 
depletion region is formed, Fig. 3.3(b). The semiconductor provides the necessary negative 
charge via negative acceptor atoms to balance the positive charge on the gate. With the 
small positive gate bias the energy bands are bent downwards, Fig. 3.4(b), which results in a 
positive surface potential,   ; 
 
        
 
 
             
  
  
      (3.2) 
 
Vt is the thermal voltage (25mV at 300K), NA is the acceptor density in the substrate and ni 
is the intrinsic concentration. The depletion charge per unit area, Qd, can be given by; 
 
                (3.3) 
 
Where Wd is the width of the depletion region underneath the gate; 
 
     
        
   
              (3.4) 
 
The relationship between the gate voltage and the potential across the depletion region is 
given by equation 3.5. 
 
           
  
  
       (3.5) 
 
Substituting 3.3 and 3.4 into 3.5 gives; 
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      (3.6) 
 
Increasing the gate voltage causes the energy bands to bend further downwards such that the 
intrinsic Fermi level crosses over the semiconductor Fermi level, Fig.3.4(c). The electron 
concentration at the Si-SiO2 interface increases and the surface begins to become n-type; an 
inversion layer is formed. The negative charge in the semiconductor now comprises of the 
ionized acceptor atoms in the depletion region and free electrons forming the inversion 
layer. At this point,       the device is in weak inversion as the electron concentration is 
less than the hole concentration in the neutral bulk. As the gate voltage is increased, the 
energy bands are bent further, the depletion region increases up to its maximum width and 
the electron concentration increases in the inversion layer such it is greater than the hole 
concentration Fig. 3.3(c).  Ei – EF is now positive and the electron concentration at the 
surface is given by;  
 
         
     
  
       (3.7) 
 
The onset of strong inversion is defined as the point when the surface potential is; 
 
          
  
  
       (3.8) 
 
Additionally the maximum width of the depletion region is 
 
      
        
   
       (3.9) 
 
The applied voltage falls partially across the oxide and partially across the semiconductor; 
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                (3.10) 
 
Where Vo is the voltage across the oxide given by 
 
    
    
  
        (3.11) 
 
Hence the voltage at which inversion occurs, the threshold voltage, VT is given by; 
 
        
         
  
       (3.12) 
 
However there are additional factors which affect this ideal VT; these include work function 
differences, oxide and interface charges. The amount by which VT is shifted from the ideal 
value is defined as the flat band voltage, VFB. 
 
The work function of the gate,      ,  will vary depending upon the material used; 
aluminum and n+ polysilicon have work functions of 4.1eV and 4.14eV respectively. The 
work function of the semiconductor,   ,  is dependent upon the doping concentration of the 
material, [1-3].  
      
  
 
      
  
  
       (3.13) 
 
   is the electron affinity and is defined as the difference between the conduction band edge 
and the valence level, typically           . Eg is the semiconductor band gap; Eg = 1.1eV. 
For silicon the work function difference,               and is always negative, 
indicating that there is a reduction in VT.  
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The presence of charge within the oxide and at the interface can also affect VT. These 
charges occur due to intrinsic imperfections and also those that arise during fabrication. The 
oxide charge comprises of fixed charge, Qf, near to the Si-SiO2 interface, trapped charge 
within the oxide, Qt, and mobile charge, Qm. 
 
Taking these two main factors into account gives the flat band voltage; 
 
         
        
  
      (3.14) 
 
Hence the threshold voltage is (3.15) assuming there are no interface states (discussed later); 
 
        
         
  
      
        
  
     (3.15) 
 
These non-ideal effects in the oxide are considered in more detail in section 3.2.3, following 
a description of the CV method. 
 
3.2.2 C-V Characterization 
The capacitance-voltage, C-V, plot of an MOS-C can be used to extract a number of 
physical parameters for the device. A 100µm x 100µm p-type MOS-C was fabricated in 
0.35µm AMS process. A high frequency CV analysis is undertaken with a small ac signal 
superimposed on to the swept, dc gate bias. The gate voltage, Vg is swept from -4V to 4V at 
a rate of 0.05V/sec with a superimposed ac signal of frequency 1MHz. The measured C-V 
plot is presented in Fig. 3.5 where the maximum and minimum values for the gate oxide 
capacitances are 44.66pF and 11.1pF. A return sweep form 4V to -4V was undertaken and 
no hysteresis was observed, indicating negligible mobile charge in the oxide. 
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Fig. 3.5 – CV Plot for p-type MOS-C 
 
While the device is in accumulation, the charge within the accumulation layer is modulated 
by the applied signal. Since the charge is formed by majority carriers (holes) these can react 
easily to the signal. Hence the MOS-C can be represented by two capacitors in series, one 
for the oxide capacitance, Cox, and one for the accumulation layer capacitance, Cacc. 
 
 
         
  
 
   
  
 
    
       (3.16) 
     
     
   
       (3.17) 
 
Since Cacc is large, the value of Cox is dominant, therefore Cmax ≈ Cox, and from this, the 
oxide thickness can be calculated from equation 3.18.  
 
    
       
    
       (3.18) 
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where AC is the area of the capacitor (100µm x 100µm). As Vg is reduced, the accumulation 
layer is reduced until the device reaches the flat-band condition, ideally when Vg = 0. Under 
this condition, the capacitance of the semiconductor is defined by the Debye length, 
equations 3.19, 3.20. 
   
     
  
       (3.19) 
    
       
   
       (3.20) 
 
In the inversion region, the measured minimum capacitance is due to the oxide capacitance 
and the capacitance of the depletion region. This is because the depletion width will no 
longer increase as the dc component of the charge present on the gate is balanced by the 
charge in the inversion layer. 
 
 
    
  
 
   
  
 
    
       (3.21) 
 
Where Cd is the depletion capacitance per unit area: 
 
    
     
   
  
        
   
      (3.22) 
 
Hence the doping density can be found with the transcendental equation 3.23, with an initial 
guess for NA in the natural log term; 
 
    
 
  
 
  
  
 
     
 
 
    
  
 
   
 
  
   
  
  
     (3.23) 
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Alternatively NA can also be found using [3]; 
 
                                           
     (3.24) 
Where; 
    
    
       
        (3.25) 
   
    
   
        (3.26) 
 
 
3.2.3 Non-ideal Effects 
In practice, the oxide will contain defects which cause unwanted behaviour in operation. 
These defects include; hole and electron traps, mobile ions, positive fixed charge and 
interface states, as depicted in Fig 3.6. 
 
 
Fig. 3.6 MOS-C oxide charge components 
 
The oxide charge induces image charges in the silicon and on the gate, which affect the 
threshold voltage of the device. The oxide charges are not dependent upon gate bias and as 
such cause a parallel shift of the C-V plot, depending upon the polarity of the charge. No 
distortion of the C-V curve occurs. The closer the charge is to the oxide-semiconductor 
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surface the greater the shift will be. Positive charge is equivalent to increasing the gate bias, 
shifting the C-V curve to the left of the ideal C-V curve. Negative charge is equivalent to a 
reduction of the gate bias and will shift the C-V curve right, Fig. 3.7. 
 
Fig. 3.7 Effects of Oxide Charge on p-type MOS-C 
 
The positive fixed oxide charge, Qf, is positioned very close to the oxide-semiconductor 
interface and is generated during the fabrication process and as such the density of Qf is not 
affected by oxide thickness tox or silicon impurity concentration, but rather is dependent on 
the oxidation, annealing conditions and silicon surface orientation.  
 
The fixed oxide surface charge can be defined as Qf = qNf, where Nf is the number of 
charges per unit area. Nf is given as;  
 
   
     
 
 
      
   
      (3.27) 
 
   is the shift of the C-V plot with respect to the mid-gap. 
 
Mobile ionic charges in the oxide can move back and forth with applied voltage. They 
become more mobile at elevated temperatures. These charges, typically due to sodium or 
potassium (positive) ions, occur because of poor quality control of chemicals in the 
manufacturing process. The voltage shift, ∆Vm caused by the mobile charges is; 
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      (3.28) 
Mobile ionic charges cause a hysteresis (the d.c. voltage is swept negative to positive and 
then positive to negative), in the C-V plot. The hysteresis occurs as Qm moves slower within 
the structure as its transport is dependent upon the applied electric field and temperature. 
When a negative voltage is applied the ions are drawn towards the gate. As Vg is made 
positive, the ions are pushed towards the interface, reducing VT. The return sweep, positive 
to negative, shows that a lower VT exists and causes a hysteresis, Fig. 3.8. 
 
 
Fig. 3.8 Hysteresis C-V plot for p-type MOS-C 
 
Hysteresis in the opposite direction, (a positive to negative sweep followed by negative to 
positive sweep) is not due to the mobile ion charge, but rather it is due to slow trapping. 
Trapped oxide charge are made up of both electron and hole traps within the oxide. The 
traps are initially neutral and are charged by the introduction of either holes or electrons into 
the oxide. They are caused by current passing through the oxide, hot carrier injection or by 
photon excitation. Trapped oxide charges also cause a shift, ∆Vt in the C-V plot. 
 
     
  
   
      (3.29) 
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Interface states (also known as interface traps, fast states or surface states) occur as a result 
of the transition from single crystal semiconductor to the amorphous oxide, they are energy 
levels within the energy band gap, (they have the ability to trap charge, Qit,). The occupancy 
of these states with electrons depends upon the Fermi level and thus is bias dependent in the 
capacitor. These states can be; 
Donor like:  neutral when occupied with electrons and positive when empty 
Acceptor like:  negative when occupied with electrons and neutral when empty 
 
 
Fig. 3.9 MOS-C Interface States [2] 
 
Fig. 3.9 presents a representation of the interface states within the band gap of an MOS 
structure. The generally accepted model is that the upper half of the energy band gap is 
acceptor-like while the bottom half is donor-like [2]. When in accumulation (assuming a p-
type device), the interface states are below the Fermi level and are occupied by electrons. As 
Vg is increased and the semiconductor becomes depleted, the Fermi level will begin to move 
downwards through the energy band gap. This has the effect of emptying the interface states 
of electrons, making them positively charged, causing stretching/smearing in the C-V plot, 
Fig. 3.11. 
 
It can become difficult to distinguish between the effects of the interface states and the 
positive fixed oxide charge on the C-V plot, as both cause similar types of shifts. To aid in 
the analysis of the interface states, the ac equivalent circuits are considered at low 
frequency. At low frequency there is enough time for the occupancy of the states to follow 
the ac signal which is applied to the structure. In addition to this, the shift in mid-gap and 
flat band voltages (from their ideal values) can be calculated.  
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Fig. 3.10 AC equivalent circuits for each region showing the capacitive effects of the surface states  
 
The capacitance of the MOS capacitor, including the surface state capacitance, CSS, is; 
 
 
 
 
 
   
 
 
      
     (3.30) 
 
The number of surface states per unit area per eV is; 
 
    
   
 
            (3.31) 
 
Fig. 3.11 shows the effects of the surfaces states on the C-V plot compared to the ideal C-V 
plot.  
 
Fig. 3.11 Effect of surface states; donor like in lower half of the band gap and acceptor like in the top half  
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3.2.4 Experimental Results 
Table 3.1 presents typical extracted values from the C-V plot of Figure 3.5; the oxide 
thickness, tox, gate oxide capacitance per unit area, Co, and semiconductor doping density, 
NA. The measured values are within 1% for tox and Co and within 20% for NA, which is 
consistent with process variations described by maximum and minimum values in the AMS 
process documentation [4]. Table 3.2 presents additional measured device characteristics 
using the equations presented earlier in this chapter. 
 
 Measured Typical AMS 
tox 7.7nm 7.6nm 
Co 4.47 x 10
-7
 Fcm
-2
 4.54 x 10
-7
 Fcm
-2
 
NA 2.58 x 10
17
 cm
-3
 2.12 x 10
17
 cm
-3
 
Table 3.1 – Extracted values and equivalent typical AMS values (where applicable) for p-type MOS-C 
 
 Measured Units 
Cmax 44.7 pF 
Cmin (HF plot) 11.1 pF 
   0.83 V 
Wd 64 nm 
Wdm 91 nm 
ǀQdǀ 2.64 x10
-7 
Ccm
-2 
   5.11 eV 
      4.14 eV 
    -0.97 eV 
VT (ideal) 0.83 V 
VFB 2.09 V 
CFB 33.12 pF 
Ld 7.9 nm 
Vmg (ideal) -0.167 V 
Vmg (measured) -0.141 V 
∆Vmg 0.026 V 
Nf 7.26 x10
10
 cm
-2
 
Nss 1.56 x10
11
 cm
-2
eV
-1 
Table 3.2 – Extracted values from C-V plot for p-type MOS-C 
 
3.2.4.1 Deep Depletion 
Deep depletion occurs in an MOSC when the gate voltage is swept quickly, say 0.5V/sec 
such that the device is driven out of thermal equilibrium whilst measuring the high 
frequency capacitance. Deep depletion occurs because the inversion layer does not have 
time to form as the gate voltage is ramped up past the threshold voltage. In this situation the 
depletion charge must satisfy the neutrality condition on both plates of the MOSC.  The 
100 
 
depletion region increases past its maximum thermal equilibrium value and as a result, the 
measured capacitance continues to reduce with increasing gate voltage. The condition is 
illustrated in Fig. 3.12. The MOS-C is restored to equilibrium through thermal generation of 
electron-hole pairs in the depletion region, since the supply of minority carriers from the 
substrate is very small.  
 
Fig. 3.12 – CV Plot showing deep depletion for p-type MOS-C 
 
The capacitance of the device while it is in deep depletion can be given by equation 3.32, 
where CS is the change in capacitance as the device is forced into deep depletion. 
 
   
     
      
      (3.32) 
where; 
       
   
              
       
   
      
    (3.33) 
    
        
   
      (3.34) 
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Solving and differentiating equation 3.32 with respect to time, t gives; 
 
 
   
  
   
 
   
     
  
 
        
  
 
   
  
     (3.35) 
 
The thermal generation rate can be calculated by equation 3.36 since Vg is constant for the 
pulse MOS-C, hence 
   
  
  . 
 
     
  
 
        
  
 
   
  
     (3.36) 
 
3.3 Fowler-Nordheim Tunnelling 
FN tunnelling leakage is observed when there is a sufficiently high oxide electric field, 
typically ≥5MV/cm. Electrons, depending on whether the applied voltage to the gate is 
positive or negative respectively, can tunnel from the semiconductor through the oxide onto 
the gate or from the gate back into the semiconductor.  The process is shown in Fig.3.13 for 
the case of tunnelling from an accumulation layer;    represents the potential barrier height 
for electron emission 
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Fig. 3.13 – FN Tunnelling 
 
102 
 
Considering the case for tunnelling from a metal electrode, if the potential barrier is 
triangular, then the FN current density, JFN is given by [5]; 
 
        
     
  
   
       (3.37) 
 
Constant C and β are given by equations (3.38) and (3.39) respectively: 
 
  
    
       
          
  
   
 
 
         (3.38) 
  
  
 
      
   
  
              
   
  
           (3.39) 
 
Where q is the electronic charge, mo is the mass of an electron at rest, mox is the effective 
mass of an electron in the insulator and h is Plank’s constant.  
 
Typically, ln(JFN/Eox
2
) is plotted versus (1/Eox
2
), and the barrier height can be extracted for 
the gradient.  Fig. 3.14 shows such a FN plot for a barrier height of   =3.1eV and mox~0.5 
mo. Eox is given by; 
 
    
         
   
      (3.40) 
103 
 
 
Fig. 3.14 – Theoretical F-N Plot   
 
A linear relationship between ln(JFN/Eox
2
) and 1/Eox, and  the expected  value for barrier 
height, indicates the presence of FN tunnelling. The gradient of the line is B and the 
intercept on the y-axis is A. From Fig. 3.14 A and B are 9.94x10
-7
 A/V
2
 and 2.64x10
8
 V/cm 
respectively. For FN tunnelling to occur, an electric field in the region of 6MV/cm to 
10MV/cm is required, above this range and the silicon dioxide may break down. Extraction 
of a barrier height of the right order, namely 3.1eV for the SiO2 system provides a strong 
indication for FN-tunnelling. A polarity dependence is also expected, in line with the barrier 
heights expected from energy band diagram for the system. FN tunnelling is an undesirable 
effect in MOS transistors as it gives rise to leakage current in the gate oxide, however, it is 
the basis for the operation of semiconductor memory devices. This will be looked at in more 
detail in chapter 4. 
 
3.4 MOS Transistor 
The structure of a n-channel, NMOS, is presented in Fig. 3.15. The structure of the NMOS 
differs from that of the MOS-C in that two n
+
 regions, the source and drain are implanted 
into the p-substrate. If Vgs > VT, then an inversion layer is formed between the drain and 
source within the p-type semiconductor. This is the channel and allows a current to flow, 
provided there is a positive voltage difference between the source and drain. If the gate to 
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source voltage, Vgs, is 0, and the drain voltage is Vds, then no channel exists. In this situation 
Vds falls across the drain junction which is reverse biased by this voltage.  
 
Fig. 3.15 – Cross-section of NMOS operating in the linear region 
 
3.4.1 MOST Operation 
Prior to deriving the operating characteristics of the NMOS several assumptions are made; 
the gate structure is an ideal MOS-C, there are no interface states, no oxide charge. The 
carrier mobility is constant in the channel and the substrate doping is uniform. The current is 
dominated by drift with the transverse electric field larger than the longitudinal electric field. 
 
 To drive an equation for the drain current it is assumed that initially the inversion layer 
thickness can be represented as a delta function. The surface potential is given by equation 
3.41, where V(y) is the electron quasi-Fermi potential along the channel with respect to the 
Fermi potential of the source. 
  
                 (3.41) 
 
The depletion charge is thus; 
                                  (3.42) 
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The total charge in the inversion layer is; 
            
                                             (3.43) 
 
The drain current, ID, with respect to the inversion layer charge, channel length, L, and 
width, W, is; 
   
 
 
 
 
 
       
   
 
           (3.44) 
 
Where µ is the average electron mobility in the channel. Substituting equation 3.43 into 3.44 
and integrating gives the drain current. 
 
   
    
 
          
   
 
          
          
   
    
 
     
 
     
 
 
 
   
 (3.45) 
 
Consider the case when Vds is small, Vds < (Vgs - VT). In this case the NMOS is operating in 
the unsaturated, linear region, and ID can be simplified to; 
 
   
    
 
          
   
 
            (3.46) 
 
If  Vds << (Vgs - VT) then ID simplifies further to; 
 
   
    
 
                 (3.47) 
Additionally 
    
 
 is referred to as β. 
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If Vds = (Vgs - VT) then the charge in the inversion layer is zero at y = Leff. Leff is defined as 
the effective electrical channel length, as known as the pinch-off point. At this point the 
NMOS is operating in saturation and the drain current is can be given as;  
 
   
    
     
         
 
             (3.48) 
 
Above the pinch-off point the drain current will saturate with any further increase in Vds 
having little effect. In short channel devices ID does have a dependence on Vds as Vds has a 
dependence on Leff. In this situation the depletion region which is associated with the n+ 
region will expand into the channel with increasing Vds. The right hand term in equation 
3.58 models the reduction in Leff above pinch-off, where λ is the channel-length modulation 
factor which is typically a constant value.  
 
3.4.2 I-V Characterisation 
The I-V characteristics of the NMOS (or PMOS) transistor can be used to extract various 
device parameters. Figs. 3.16 show the ID v VGS characteristics of an NMOS device for a 
chosen VDS of 3V. The threshold voltage of the NMOS transistor can be estimated from Fig. 
3.16 while the device is operating in the linear region.  
 
Fig. 3.16 – NMOS ID v Vgs  Plot 
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Fig. 3.17 shows that the slope of the Id v Vgs curve, while the MOSFET is in saturation, can 
be used to find β. From this the low field value of µ can be calculated from; 
 
   
  
   
     (3.49) 
 
The high field mobility, µeff, can be found from [6], where Ua = 4.7 x 10
-10
m/V and Ub = 
1.47 x 10
-18
m/V
2
. The minimum mobility value when Vgs is 0.83µ0. 
 
     
  
     
      
   
     
      
   
 
    (3.50) 
 
Fig. 3.17 presents the output characteristics for an NMOS transistor for various values of 
VGS. 
 
Fig. 3.17 – NMOS Output Characteristics, ID v Vds for Vgs = 1.0V, 1.5V, 2.0V, 2.5V, 3.0V and 3.5V. W = 
100µm, L= 100µm. 
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Fig. 3.18 – NMOST Output Characteristics, ID v Vds showing linear region for Vgs = 1.0V, 1.5V, 2.0V, 
2.5V, 3.0V and 3.5V 
 
Since these are devices are long channel devices, L = 100µm, the effect of λ is negligible. 
The total source to drain resistance, R0 and channel resistance, RCH can be found from 
equations 3.51 and 3.52 respectively. 
 
                 (3.51) 
     
 
         
     (3.52) 
 
The source-drain resistances, RS+RD can be determined from the plot of R0 against 
 
        
, 
where the intercept on the y-axis gives a value for the source and drain resistances, RS+RD, 
and β is the gradient of the line. 
 
3.4.3 Sub-threshold Operation 
When Vgs is below VT the NMOS is said to be operating in subthreshold. In this situation it 
is the diffusion current rather than the drift current which dominates, causing the drain 
current to be exponentially dependent upon Vgs.  
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Fig. 3.19 – (a) Cross section of NMOS (b) conduction band from source to drain (c) concentration of 
electrons along the channel  
 
 The gate voltage induces a small positive surface potential,   , along the length of the 
channel. This causes the n
+
-p junction at the source to become forward biased, hence 
injecting electrons to form a weak channel. The channel charge has an insignificant effect on 
the electrostatics under the gate, which is determined predominantly by depletion charge. 
The injected electrons diffuse to the reverse biased drain where they are collected and give 
rise to a current given as:  
              
    
   
        
    
  
     (3.53) 
 
I0 is the off-current and the gate-channel coupling coefficient is m: 
    
  
  
     (3.54) 
         
 
 
      
  
 
 
 
    (3.55) 
 
For Vds > 3kT/q equation 3.53 reduces to  
              
    
   
     (3.56) 
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Fig. 3.20 – NMOS ID v VGS Plot. Insert showing DIBL effect  
 
Fig. 3.20 presents the sub-threshold plot for an NMOS device. Io can be found by 
extrapolating to the y axis, Io = 44.6fA. The slope of the subthreshold plot, S, can be used to 
find m using equation 2.57. S = 89.9 mV/decade, m = 1.56. 
 
   
  
 
                   (3.57) 
 
NSS can be estimated since the presence of surface states will increase the value of m based 
upon equations 3.57, 3.58. Typically NSS are low, around 10
10
 cm
-2
 [2], from equation 3.59 
NSS = 4.3x10
11
 cm
-2
. 
    
  
  
 
   
  
    (3.58) 
    
   
 
     (3.59) 
 
The insert in Fig. 3.20 shows the effect of drain induced barrier lowering (DIBL) for Vds = 
0.1V and Vds = 3V, a shift of approximately 8.19mV occurs. DIBL occurs as the effective 
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channel length decreases with increasing drain voltage. Thus less charge is supported by the 
gate voltage and this has the effect of reducing the threshold voltage. Additionally DIBL 
causes an increase in I0 and static power consumption.  
 
3.5 Conclusions 
An overview of MOS semiconductor physics has been presented with particular focus on the 
MOS capacitor and transistors. The basic operation and extraction of device parameters 
from typical CV and IV characteristics has been undertaken using fabricated devices from 3 
chip runs, and simulations. Simulation results of the back annotated layout (including the 
effects of parasitic capacitances) were obtained using Cadence SpectreS SPICE simulator. 
While the characteristics of the ideal device has been the main focus of this chapter, non-
ideal effects and particularly FN tunnelling has also been considered. FN tunnelling is one 
of the main methods used to store charge on a floating gate non-volatile memory, FGNVM 
device.  
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Chapter 4 – Synaptic Weight Storage in Analogue Hardware 
Neural Networks 
 
4.1 Introduction 
The dominant processing element within the brain is the synapse. A synapse forms an 
electrochemical junction between the axon of a presynaptic neuron and the dendrite of a 
postsynaptic neuron. It is responsible for information processing, learning and adaption 
within a neural network. This is done through the storage and modification of the synaptic 
weight, known as synaptic plasticity. The synaptic weight dictates the effect that the 
presynaptic neuron has upon the adjoining postsynaptic neuron. In hardware neural 
networks there has been considerable focus on how to represent and store synaptic weight 
for use with silicon synapses. 
 
In this chapter a floating gate device is presented which is to be integrated with the charge 
coupled synapse proposed in [1-4]. The floating gate device is designed using polysilicon 
and MOS capacitors; the gate of the MOS capacitor and lower plate of the polysilicon 
capacitor forms the electrically isolated floating gate. Negative charge is stored and removed 
from the floating gate via Fowler-Nordheim tunnelling. Electrons from the induced 
inversion region in semiconductor tunnel through the gate oxide and onto the floating gate 
when a high positive voltage is applied to the control gate. This increases the number of 
electrons stored on the floating gate causing a reduction of the potential of the floating gate. 
The application of a large negative voltage to the control gate causes electrons to tunnel 
back through the gate oxide into the semiconductor. This serves to reduce the number of 
electrons on the floating gate and increases its potential. The theoretical operation and 
design equations are derived from MOS physics to produce design guidelines and a 
theoretical model of the device characteristics. Simulation results of the charge storage 
characteristics are presented and discussed. Experimental results using CV and pulsed CV 
measurements taken from the 2
nd
 AMS chip run are also presented. Where required, 
MOSFET and MOSC parameters extracted in chapter 3 are used for calculations. For 
convenience these values are presented in Table 4.1 and 4.2. 
 
 
113 
 
 
 Measured Typical AMS 
tox 7.7nm 7.6nm 
Co 4.47 x 10
-7
 Fcm
-2
 4.54 x 10
-7
 Fcm
-2
 
NA 2.58 x 10
17
 cm
-3
 2.12 x 10
17
 cm
-3
 
Table 4.1 – Extracted values and equivalent typical AMS values (where applicable) for p-type MOS-C 
 
 Definition Measured Units 
Cmax Maximum MOS Capacitance 44.7 pF 
Cmin (HF plot) Minimum MOS Capacitance 11.1 pF 
ǀQdǀ Depletion region charge 2.64 x10
-7 
Ccm
-2 
   Semiconductor Work Function 5.11 eV 
      Gate Function difference 4.14 eV 
    Work Function difference -0.97 eV 
VT (ideal) Ideal Threshold Voltage 0.83 V 
VFB Flatband Voltage 2.09 V 
CFB Flatband Capacitance 33.12 pF 
Ld Debye Length 7.9 nm 
Vmg (ideal) Ideal Mid-gap Voltage -0.167 V 
Vmg (measured) Measured Mid-gap Voltage -0.141 V 
∆Vmg Mid-gap Voltage Shift 0.0026 V 
Nf Oxide Charge Density 7.26 x10
10
 cm
-2
 
Nss Surface States Per Unit Area 1.56 x10
11
 cm
-2
eV
-1 
Table 4.2 – Extracted values from C-V plot for MOS-C 
 
The remainder of this chapter is organized as follows; the design and theoretical operation of 
the floating gate device is presented in section 4.2. A model of the charge storage 
characteristics is presented in 4.3 together with simulation results and analysis. 
Experimental results and analysis are presented in section 4.4 with conclusions and 
discussion in section 4.5  
 
4.2 FGNVM Device 
A non-volatile memory device utilizing a floating gate, FG, is designed and implemented 
using a mixed signal CMOS fabrication process. The FG device is used to store the synaptic 
weight locally at the associated synapse as negative charge upon the FG. Charge will be 
added or removed by to and from the FG via a tunnelling mechanism. One of the constraints 
for the design of the FG device is that it must be compact (see chapter 1) as it is to be 
integrated with all of the charge transfer synapses used within the neural network [1-3]. In 
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addition to this it will be shown within section 4.3.1 that the coupling coefficient, α, will 
determine the optimum width and length of the control gate within the device.  
 
The operation and relevant theoretical equations of the FG device is outlined in section 
4.2.1. In section 4.2.2 an overview of the design and design equations for the FG device are 
presented. Specifically the design equations focus upon the determination of Cpoly and as 
such width and length of Cpoly based upon the choice of Cox and α. A minimum sized device 
is first established, this is then expanded such that the optimum, compact, sized device for a 
maximum α value is found.  
 
4.2.1 FGNVM Device – Operation 
The non-volatile memory device consists of a floating polysilicon gate, as shown in Fig. 4.1. 
Traditionally in non-volatile memory devices charge is stored and removed from a FG using 
either Hot Electron Injection, HEI, or Fowler-Nordheim Tunnelling, FN tunnelling. In the 
scope of this work and due to the design of the FG device FN tunnelling is the preferred 
method used to modify the charge upon the FG. The FN mechanism is given by equation 4.1 
[5].  
 
        
     
  
   
       (4.1) 
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Fig. 4.1 – Cross-section of FG deice, constructed using poly-silicon and MOS capacitors. Cox is the oxide 
capacitance, Cpoly is the polysilicon capacitance, and Cp is the field oxide capacitance. tox is the oxide 
thickness, tpoly is the polysilicon oxide thickness, and tfox is the field oxide thickness. Qinj represents the 
charge stored and Qrem the charge removed from the FG, both due to FN tunnelling. 
 
To increase the charge stored on the FG a large positive voltage must be applied to the 
control gate, VCG. This voltage is capacitively coupled on to the FG. The associated field 
must be sufficiently large, 6-10 MV/cm, for significant FN tunnelling to take place, as 
shown in Fig. 4.2. In the absence of VCG the charge will remain on the FG, Fig. 4.3. 
  
 
Fig. 4.2 – Band diagram of device showing charge moving in to the potential well of the floating gate [6] 
(band bending in the semiconductor is omitted) 
 
116 
 
 
Fig. 4.3 – Band diagram of FGMOS showing trapped charge in the potential well of a floating gate [3] 
(band bending in the semiconductor is omitted) 
 
Fig. 4.4 shows the arrangement to remove charge stored on the FG, whereby a large 
negative voltage is applied to VCG and FN tunnelling causes electrons stored on the FG to 
tunnel back through the gate oxide into the substrate. In either case the duration, pulse 
width, of VCG determines the magnitude of the charge injected/removed to/from the FG. 
 
 
Fig. 4.4 – Band diagram of FGMOS showing charge moving from the potential well of the floating gate 
 
A common non-ideal effect which occurs in FG devices is that initial charge is located on 
the floating gate. This can occur during fabrication and can be difficult to quantify. This 
initial charge serves to alter the threshold voltage and charge storage characteristics of the 
device and must be considered in practice. 
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4.2.2 FGNVM Device Design 
Floating gate devices are traditionally fabricated using a specialized process, however due to 
cost constraints associated with this work, a standard CMOS process provided by AMS is to 
be used. A floating gate device can be designed and fabricated within the chosen process 
using an MOS capacitor, MOS-C, and polysilicon capacitor, as depicted in Figs. 4.5 and 4.6. 
The FG is created by combining the gate of the MOS-C with the bottom plate of the 
polysilicon capacitor, (poly1 layer, Fig. 4.5). The FG is electrically isolated from the rest of 
the device as it is completely enclosed by the gate and interpoly oxides. The control gate is 
formed by creating a contact to the top plate of the polysilicon capacitor, (poly2 layer) Figs. 
4.5 and 4.1. Although the FG is electrically isolated from the rest of the device, it is 
capacitively coupled to the control gate(s), Figs. 4.1 and 4.6.  
 
 
Fig 4.5 – Synaptic weight storage device; fabricated using a polysilicon capacitor and MOS capacitor. 
Dimensions for each FG device are presented in Table 4.5. 
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The DC behaviour of the FG device is modelled as follows. [7]. A relationship between the 
control gate voltages, Vi, and VFG is obtained in order to ascertain the capacitively coupled 
voltage on the FG, VFG. A coupling coefficient α is introduced to define how much of the 
control gate voltage(s) is capacitively coupled onto the FG. This subsequently determines 
the level of FN current. The capacitance of both the FG and control gate(s) determines the 
magnitude of VFG, as shown in equation 4.2, 4.3. The parameter α must be chosen such that 
VFG is sufficient to allow the desired level of FN tunnelling to take place and hence control 
the sensitivity of charge storage, as shown in Fig. 4.6.  
 
    
     
   
   
  
       (4.2) 
          
   
        (4.3) 
 
 
Fig 4.6 – FG capacitive coupling  
 
A FG device with a single control gate is now considered. For a single control gate FG 
device, VFG, is given by equation 4.4, where CT is the capacitance seen by the FG, and VCG 
is the voltage applied to the control gate.  
 
    
        
  
       (4.4) 
                 (4.5) 
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From equation 4.2, the coupling coefficient, α, can be given as; 
 
  
     
  
        (4.6) 
Equation 4.6 indicates that α is dependent upon the magnitude of Cpoly and Cox. Cpoly is 
dependent upon the size/area of the control gate; equation 4.7 is used to determine the 
capacitance of Cpoly for the control gate. 
 
       
   
     
                  (4.7) 
 
Where       is the area of the control gate,       is the interpoly oxide thickness and Cp is 
the capacitance of the interpoly oxide per μm2 and has range between 0.78 < 0.86 < 0.96 
fF/μm2. 
 
The capacitance of the gate oxide, Cox, is dependent upon the area of the floating gate, Atun;  
 
     
   
   
                 (4.8) 
 
Where tox is the gate oxide thickness and Co is the capacitance of the gate oxide per unit area 
(μm2). Co has a range of 4.26 < 4.54 < 4.86 fF/μm
2
. For a compact design Cox and Cpoly must 
be as small as possible, yet still maintain the design rules provided by AMS [8]. The AMS 
process document indicates that the smallest possible width and the length for FG is 0.35μm 
x 0.40μm, Fig. 4.7. 
 
120 
 
 
Fig 4.7 – MOS-C polysilicon gate width and length 
 
By contrast several design constraints affect the minimum size of Cpoly; specifically the 
minimum size of Cpoly is dependent upon the size of the contact which must be made to the 
top polysilicon layer, poly2, as well as the minimum spacing which must be observed, Fig. 
4.8.  
 
Fig 4.8 – Polysilicon capacitor dimensions 
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Figure 4.8 indicates that the minimum values of Wpoly and Lpoly can be given as equation 4.9; 
 
                          (4.9) 
 
where      = 0.4μm and is the width of the contact made to poly2, while      = 0.6μm and 
is the spacing between the edge of poly2 and the contact; Wpoly = 1.6µm and the minimum 
area for Cpoly, Apoly = 2.56μm. This is the minimum area of Cpoly. Use the minimum values 
of the widths and lengths for both Cox and Cpoly, gives Cox = 0.68 fF and Cpoly = 2.46 fF with 
α = 0.78.  
 
Equations 4.6 - 4.8 indicate that α is dependent upon Apoly and Atun; any variation in these 
will change the overall value of α, and consequently VFG. By rearranging equation 4.6 it is 
possible to determine a value for Cpoly in terms of Cox and α. Cox and α are values which can 
be chosen by the designer, equation 4.10. 
      
 
   
         (4.10) 
 
From equation 4.10, 
 
   
 can be defined as the ratio of Cpoly to Cox. Table 4.3 shows the ratio 
of Cpoly to Cox based upon the chosen value of α. It should be noted that α ≥ 1 or 0 is not 
possible. 
 
   
   
   
 
   
 
0.1 0.11 0.6 1.50 
0.2 0.25 0.7 2.30 
0.3 0.43 0.8 4.00 
0.4 0.67 0.9 9.00 
0.5 1.00 
Table 4.3 –Cpoly to Cox ratio required to ensure desired coupling coefficient  
 
122 
 
A value of α = 0.9 ensures that the majority of VCG is capacitively coupled onto the FG. 
Therefore Cpoly must be 9 times larger than Cox. For the minimum value of Cox, Cpoly = 
6.12fF. Assuming that Cpoly has unity aspect ratio, Wpoly and Lpoly can be found using 
Equation 4.11. Table 4.4 presents the dimensions Cox and Cpoly for the minimum sized FG 
device with an α = 0.9. 
 
             
     
     
       (4.11) 
 
WCox 
(µm) 
LCox  
(µm) 
Atun  
(µm
2
) 
Cox  
(fF) 
Cpoly  
(fF) 
Wpoly 
(µm) 
Lpoly  
(µm) 
Apoly 
(µm
2
) 
Atotal 
(µm
2
) 
0.35 0.4 0.14 0.68 6.12 2.53 2.53 6.38 24.37 
Table 4.4 – Minimum FG device specifications 
  
 
4.3 Charge Storage Model 
4.3.1 Introduction 
Section 4.3.3 presents a model of the charge storage characteristics of the FG device shown 
in Fig. 4.1 and outlined in the previous section. The model uses an iterative procedure to 
generate characteristics for the device, including; charge vs. time (t), charge vs. floating gate 
potential, charge vs. oxide electric field (Eox). In section 4.3.4, simulation results using the 
model equations are undertaken using Matlab. Section 4.3.2 presents a note on areal effects 
and the convention used with FG devices. 
 
4.3.2 Areal Effects and convention 
In memory devices it is conventional to quote charge as cm
-2
. This is referred to as the 
number density, N. Charge density, Q, is expressed in C/cm
-2
. 
 
     
    
 
       (4.12) 
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The areal form, Q, is convenient as it works better when combining with Cox, which is 
expressed in Fcm
-2
, so as to find potential when the model is used with a 1-D system. The 
total charge concentrations associated with N and Q can be expressed as follows; 
 
                      (4.13) 
 
                      (4.14) 
 
Additionally, the injector area,              , is smaller than that of the FG,     
      , Fig. 4.10. Following the previous convention the FG charge is related to the 
injected charge as;  
                      (4.15) 
So  
        
        
      
      (4.16) 
It then follows that:  
   
   
  
       (4.17) 
That is, 
    
    
  
        
      
      (4.18) 
 
Fig. 4.11(b) shows the total area of the FG, AFG, can be given as; 
 
                        (4.19) 
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Where As1 As2, and As3 are; 
 
                (4.20) 
                (4.21) 
                (4.22) 
 
Fig 4.9 – Layout of FG device showing (a) Poly2 layer width and length, control gate contact and 
tunnelling region, Cox, width and length (b) FG dimensions as given by equations 4.19-4.22  
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4.3.3 Charge Storage Characteristic Equations 
The aim of the modelling is to characterise both the transient charge storage capabilities and 
the effect of varying the tunnelling area within the FGNVM device shown in Fig. 4.1. It is 
assumed that the FGNVM device has a capacitive coupling coefficient α, of 0.9.The model 
is based on a set of equations which are iterated to allow determination of the charge upon 
the gate with respect to time, voltage, FN current density and oxide electric field. The 
surface potential at inversion is calculated from experimental results presented in Table 4.2.  
 
The capacitance of the gate oxide is given as  
 
                   (4.23) 
 
The interpoly capacitance Cpoly is calculated as: 
 
      
 
   
           (4.24) 
 
Where α = 0.9, the maximum possible value for a FGNVM device. Assuming that Cpoly has 
unity aspect ratio, Wpoly and Lpoly can be found using Equation 4.25; 
 
             
     
  
      (4.25) 
 
The charge injected onto the FG, Qinj represents the change in the associated weight; Qinj α 
∆w. The charge is injected by the Fowler-Nordheim mechanism;  
 
        
     
  
   
       (4.26)  
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Constants A and B are given by equations 4.27 and 4.28 respectively: 
 
           
  
   
 
  
            (4.27)  
           
   
  
  
              (4.28) 
 
where mo is the mass of an electron at rest, mox is the effective mass of an electron in the 
insulator and    is the barrier height for injection from semiconductor to oxide. It should be 
noted that the constants A, B are strictly for tunnelling from a metal contact but are similar 
to the case of injection from a semiconductor [5] and serve the purpose for illustrating the 
model and method.  
 
Fig. 4.10 presents the cross-section of a FG device constructed using a poly-silicon 
capacitor. The charge injected onto the FG, Qinj, can be found from consideration of the 
current in the thin tunnelling oxide, tox over a time step, Δt.  The following equations 4.29, 
4.30, 4.38– 4.40 are used to determine Qinj (∆w) and the associated potential of charge 
stored on the FG, ∆Vw.  
 
Fig. 4.10 – Equivalent capacitor diagram and cross section of FG device, constructed using poly-silicon 
and MOS capacitors. Cpoly is the capacitance of the interpoly oxide, Cox is the capacitance of the tunnelling 
oxide, VCG and VFG are the voltages applied to the control gate and coupled onto the FG respectively Qinj 
represents the charge stored on the FG and Qrem represents the charge removed from the FG, both due to 
FN tunnelling. 
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The capacitively coupled voltage, VFG which falls across tox is shown in Fig.4.12, and given 
by equation 4.29. 
 
               (4.29)  
 
Where α is the capacitive coupling coefficient, defined as   
     
         
.  The electric field 
in the oxide, Eox is given by (4.30), assuming that there is no charge in the oxide or initially 
stored on the FG 
 
    
      
   
      (4.30)  
 
where VFG is the potential of the FG and    is the surface potential at the oxide-
semiconductor interface. The field at successful time steps, Δt, can be found from equation 
4.38. Equation 4.38 is derived as follows; 
 
Starting with the time dependent FN Equation: 
 
      
    
  
     
     
  
   
      (4.31)   
 
Take the time derivative of electric field: 
 
    
  
 
 
    
    
  
       (4.32)  
hence 
              
    
  
      (4.33) 
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Separate variables: 
                         
     
  
   
       (4.34)   
  
     
 
    
     
  
   
 
            (4.35)   
 
     
 
     
      
 
   
      
        
      
    
      
    
    (4.36)  
 
Where t(i+1) – t(i) = Δt, the time step. Integrating, putting in limits and re-arranging gives 
 
     
  
     
     
 
      
    
 
        
      (4.37)   
 
Finally, 
 
                
  
     
     
 
      
   
  
    (4.38) 
 
The associated change in potential is calculated by finding the difference between 
successive steps of field:  
 
                             (4.39) 
 
The charge per unit area injected onto the FG for the duration of the pulse width Δt is then 
found as 
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                    (4.40) 
 
With the areal value given by equation 4.41; 
 
     
    
 
      (4.41)  
 
The charge per unit area as seen by the FG and the areal density are; 
 
        
    
   
     (4.42) 
    
   
 
      (4.43) 
 
The total charge, Qw and total potential of Qw, Vw, stored on the FG are given as;  
 
                                 (4.44) 
 
              (4.45) 
 
4.3.4 Simulation Results 
Simulations of the charge storage characteristics of the FG device theoretically outlined are 
undertaken using Matlab. The simulations focus on the effect of varying the gate oxide area 
of the MOS capacitor, known as the tunnelling area, upon the charge storage capabilities of 
the device. Throughout the simulations VCG = 10V, α = 0.9, Qinit = 0, Cpoly, and Wpoly = Lpoly 
are calculated using equations 4.24 and 4.25 respectively. Table 4.5 presents Cpoly, Wpoly and 
Lpoly and Atotal, the total area of the device, for the chosen tunnelling areas used within the 
simulations. Table 4.6 presents definition of variables used in the model. 
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WCox 
(µm) 
LCox  
(µm) 
Atun  
(µm
2
) 
Cox  
(fF) 
Cpoly  
(fF) 
Wpoly 
(µm) 
Lpoly  
(µm) 
Apoly 
(µm
2
) 
Atotal 
(µm
2
) 
0.35 0.4 0.14 0.68 6.12 2.53 2.53 6.38 24.37 
0.5 0.5 0.25 1.22 10.94 3.38 3.38 11.4 33.52 
1 1 1 4.86 43.74 6.75 6.75 45.57 84.00 
1.5 1.5 2.25 10.94 98.42 10.13 10.13 102.52 157.45 
2 2 4 19.44 174.96 13.50 13.50 182.25 253.43 
2.5 2.5 6.25 30.38 273.40 16.88 16.88 285 372.50 
Table 4.5 – FGNVM device specifications 
 
 
Variable Definition Units 
Eox Oxide Electric field MVcm
-1
 
Qinj Charge injected Ccm
-2
 
Ninj Number density of Qinj cm
-2
 
ΔVw Change in VW V 
QFG FG Charge per unit area Ccm
-2
 
NFG Number density of QFG cm
-2
 
QW Weight Charge C 
Nelec Number of electrons - 
VW Potential of stored Qw V 
VB Overall potential of FG V 
Table 4.6 – Definition of variables used in model 
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Fig 4.11 – Variation of the gate oxide electric field, Eox, with respect to time and Atun 
 
Figure 4.11 presents the variation of Eox with injection time for the various tunnelling areas 
presented in Table 4.5. The results indicate that the tunnelling area, Atun, has a dramatic 
effect upon the charge storage characteristics. A larger Atun allows for a larger flux of 
electrons to tunnel through Cox causing more charge to be stored on the FG for the same 
control gate voltage, VCG. Figure 4.11 also indicates that Eox decreases with time, causing a 
decrease in JFN. The oxide field Eox decreases from its initial value of 10MV/cm to 
approximately 9.7MV/cm for the minimum tunnelling area used. This decrease in Eox is due 
to the increase in charge stored on the FG.  Since JFN decreases, the flux of electrons onto 
the FG also decreases. Charge injected and stored on the FG also begins to decrease. 
Therefore  Eox causes a decrease in the charge injected on the FG, Qinj, Fig. 4.12. Qinj 
decrease from its initial value of approximately 225nCcm
-2
 to approximately 50nCcm
-2
 
(again this is for the smallest tunnelling of 0.35µm x 0.40µm). As with Eox, Qinj is dependent 
upon the tunnelling area; the greater the tunnelling area the more charge is injected for the 
same initial conditions and time period.  It should be noted that the decrease in Qinj is not 
only due to the decreasing Eox, but also due to the increase in Qw. The areal density of Qinj, 
Ninj, over the same period of time is presented in Fig. 4.12. Ninj decreases with respect to Eox 
and at the same rate as Qinj. 
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Fig 4.12 – Variation of Qinj and Ninj, with respect to time and Atun 
 
Fig 4.13 – Variation of ΔVw with respect to time and Atun 
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The variation in the potential associated with Qinj, ΔVw, for the various tunnelling areas is 
presented in Fig. 4.13. ΔVw decreases from an initial value of 465mV to approximately 
60mV (for a tunnelling area of 0.35µm x 0.40µm). Figure 4.14 presents the charge injected 
and areal density with respect to the area of the FG, QFG and NFG, given by equations 4.42 
and 4.46 respectively. Fig. 4.14 indicates that QFG varies with Atun. The decrease in QFG with 
respect to time is due to two main factors. Firstly increasing Qw results in  decreasing Eox, 
which in turn causes a decrease in FN current.  
 
    
   
 
      (4.46) 
 
Figure 4.15  presents the total charge stored on the FG, Qw, and  the total number of 
electrons physical stored on the FG. As with previous plots, Qw is also dependent upon the 
tunnelling area with the FG device. Specifically by increasing the tunnelling area within the 
device a great flow of electrons can tunnel from the semiconductor and onto the FG. This 
causes a larger amount of charge to be stored over the same time period.  
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Fig 4.14 – Variation of QFG and NFG with respect to time and Atun 
 
 
Fig 4.15 – Variation of Qw and Nelec with respect to time and Atun 
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Fig 4.16 – Variation of (a) Vw and (b) ΔVw with respect to time and Atun 
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Figure 4.16(a) presents the potential associated with Qw, Vw while (b) presents the potential 
VΔw associated with Qinj. From Fig. 4.17 and Fig. 4.16(a) it is clear that eventually Qw (and 
Vw) will saturate. However as Qinj is dependent upon the tunnelling area, Qwmax (and Vwmax) 
will vary; the larger the tunnelling area, the more charge can be injected and stored on the 
floating gate to represent the synaptic weight of the associated synapse. The weight charge 
Qw increases from an initial value of 0C to approximately 1.6pCcm
-2
 (≈720mV) for a 
tunnelling area of 2.00µm x 2.00µm. 
 
Finally Fig. 4.17 presents the overall potential of the floating gate, Vb, given by equation 
4.47. Vb decreases at the same rate Vw increases. This is due to the increasing negative 
charge stored on the FG. The decreasing Vb with respect to time causes a decrease in Eox and 
consequently JFN, Qinj and as a result causes the saturation in Qw.  
 
                                    (4.47) 
 
 
Fig 4.17 – Variation of FG potential, VB, with respect to time and Atun 
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4.4 Experimental  
4.4.1 CV Plots 
In this section High Frequency CV, HFCV, experimental results are presented which 
confirm that the operation of the FG device outlined earlier in this chapter is consistent with 
theory. The experimental results are taken from devices fabricated during the 2
nd
 chip run 
using an AMS 0.35µm CMOS process. Unless otherwise stated, VCG is set to 5V, α = 0.3, 
WCox, LCox, and Wpoly = Lpoly are calculated using equations 4.24 and 4.25 respectively and 
their values along with measured values of Cox and Cpoly are presented in Table 4.7.  
 
WCox 
(µm) 
LCox  
(µm) 
Atun  
(µm
2
) 
Cox  
(pF) 
Cpoly  
(pF) 
Wpoly 
(µm) 
Lpoly  
(µm) 
Apoly 
(µm
2
) 
50 100 5000 24.3 9.38 100 100 10,000 
Table 4.7 – Minimum FG device specifications 
 
 
Fig 4.18 – FG device HFCV plot 
 
The HFCV plot for the FG device is presented in Fig 4.18. The gate voltage, VCG is swept 
from -5V to 5V at a rate of 0.05V/sec with a superimposed ac signal of frequency 1MHz. 
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The maximum and minimum values for the gate oxide capacitances are 7.15pF and 4.80pF 
respectively. A return sweep from 5V to -5V was undertaken and no hysteresis was 
observed, indicating negligible mobile charge in the oxide. 
 
In order to determine whether charge has been stored on the FG, additional HFCV plots are 
generated where VCG is swept from ±5V to ±15V in 1V steps, with two additional sweeps at 
±20V and ±25V also undertaken, Results are presented in Fig. 4.19 which indicate that there 
is a shift in the CV curves for VCG ±15V, ±20V and ±25V, compared to the initial, ±5V CV. 
In all cases, the CV curves are shifted to the right of the initial ±5V curve, indicating that 
there has been storage of negative charge on the FG.   
 
 
Fig 4.19 – FG device HFCV plots. Voltage swept from ±5V – ±14V, ±15V, ±20V, and ±25V 
 
Table 4.8 presents the capacitively coupled floating gate voltage, VFG, the maximum oxide 
electric field, Eox, flat band voltage shift between successive CV curves and the initial ±5V 
CV curve, ΔVFB and charge stored on the FG, QW for the given VCG sweep. The weight 
charge, Qw is assumed to be uniformly distributed over the poly-Si region which is of 
thickness tpoly, Fig. 4.20. Using Gauss and Poisson’s equations, it is possible to show that the 
charge centroid of QW is given by equation 4.48. Note the FG, poly layer, is treated as an 
equivalent oxide thickness by using the permittivity ratio for tpoly.  
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    (4.48) 
                  (4.49)  
 
where Cox is the series combination of layers t1, t2; that is 
 
    
   
  
 
   
  
   
  
 
   
  
 
   (4.50) 
 
               (4.51) 
 
 
Fig 4.20 – Calculation of weight charge 
 
The image charge in the semiconductor is Qs/c. For VCG <±15V the maximum gate oxide 
field, Eox, is not sufficient to cause significant FN tunnelling within the device. For VCG 
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±15V, ±20V and ±25V, Eox is sufficiently high such that FN tunnelling causes charge to be 
stored on the FG. The results presented in table 4.8 also indicate that as VCG is increased, the 
maximum value of Eox is also increased. This causes the increase in both ΔVFB and QW; 
indicating that by choosing a large value of VCG, more charge can be stored on the FG. 
 
VCG 
(±Volts) 
VFG 
(Volts) 
EOX 
(MV/cm) 
∆VFB 
(Volts) 
QS/C 
(pC) 
Qw 
(pC) 
Qw 
(pC/cm
2
) 
VW 
(mV) 
5 1.5 2.08 0 0 0 0 0 
6 1.8 2.50 0 0 0 0 0 
8 2.4 3.33 0 0 0 0 0 
10 3 4.17 0 0 0 0 0 
12 3.6 5.00 0 0 0 0 0 
14 4.2 5.83 0 0 0 0 0 
15 4.5 6.25 0.25 1.80 0.14 60.00 19 
20 6 8.34 1.95 14.04 1.12 486.97 160 
25 7.5 10.42 5 36.00 2.87 1247.00 400 
Table 4.8 – FG device characteristics – VCG, VFG, Eox, ∆VFB, and Qw. Note – AMS substrate breakdown 
voltage is typically 30V.  
 
4.4.2. Pulsed CV Results and Analysis 
In this section, pulsed CV (PCV), experimental results are presented to allow 
characterization of the FG device. The results are compared with the theory presented 
previously in this chapter. The experimental results are taken from devices fabricated during 
the 2
nd
 chip run using an AMS 0.35µm CMOS process. The pulsed CV technique allows for 
rapid measurement and characterization of the charge storage of the FG device compared to 
the standard CV methods. The Pulsed CV technique is used to measure the displacement 
current, idisp, within the device under test (DUT), during the linear ramp-up or ramp-down of 
an applied voltage pulse to the gate[9-11]. The measured displacement current is 
proportional to the differential capacitance as shown below: 
 
       
  
  
 
     (4.51) 
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The experimental setup is shown in Fig. 4.21, a voltage pulse with a VCG = ±25V is applied 
to the DUT, with idisp is amplified and converted to a voltage using a transimpedance 
amplifier, TA (the full schematic circuit diagram is presented in the Appendix). The output 
from the TA and along with VCG are sampled by an oscilloscope; allowing for extraction of 
the CV curves. The change in VFB, ∆VFB, allows extraction of the charge stored on to the FG 
for a given PW as depicted in Fig. 4.22. Referring to Fig. 4.22, varying the PW of 
successive voltage pulses, establishes the duration of charge injection provided that the 
pulse amplitude, PA, is high enough to cause charge injection.  The measured shifts in VFB 
and equations 4.48-4.50 are used to calculate the amount of charge stored on the FG, QW.  
 
 
Fig 4.21 - Experimental set up and voltage pulse, VCG, applied to the DUT. idisp is converted to a voltage Vo 
using a transimpedance amplifier, TA.  
 
 
 
Fig 4.22 – Sequence of CV plots showing shifts due to charge storage.  
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Fig 4.23 – PCV and HFCV plots 
 
 
Fig 4.24 – Pulsed CV plots showing hysteresis due to charge storage. Insert showing full Pulsed CV curves 
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Figure 4.23 presents the CV curve obtained from pulsed CV experimental results along with 
the HFCV curve obtained in the previous section. The PCV results in Fig. 4.23 are obtained 
with VCG = ±6V, the capacitance ratio α = 0.3, and the device dimensions are given in Table 
4.7. The PCV curve in Fig. 4.23 is slightly shifted to the right in comparison to the HFCV 
curve, in that the PCV curve has a maximum and minimum capacitance of 7.2pF and 5.05pF 
respectively, compared to the HFCV values of 7.15pF and 4.80pF.  
 
Fig. 4.24 presents the experimental results of successive PCV measurements where the pulse 
width, PW, between CV measurements is increased from 0 to 6ms in 1ms increments; VCG = 
±27V, the capacitance ratio α = 0.3, and the device dimensions are given in Table 4.7. The 
curves are shifted to the right of the initial ±6V consistent with negative charging. Table 4.9 
presents ΔVFB, charge stored, QW, and VW for each given pulse width. 
 
Pulse Width 
(ms) 
∆VFB 
(Volts) 
QS/C 
(pC) 
Qw 
(pC) 
Qw 
(pC/cm
2
) 
VW 
(mV) 
1 0.38 2.74 0.22 94 30.00 
2 0.72 5.18 0.41 179.59 57.37 
3 0.79 5.69 0.45 197.06 62.95 
4 0.85 6.12 0.49 212.02 67.73 
6 1.1 9.58 0.76 331.75 105.98 
Table 4.9 – Flatband voltage shift, ΔVFB, charge stored, QW, and FG weight potential, VW, due to varying 
pulse width 
 
Fig. 4.25 presents the charge storage characteristics, (a) VW and (b) QW for the FG device 
from experimental results and the model presented earlier in this chapter. The insert in Fig. 
4.25 (a) shows ΔVFB(t), VW(t) and a best fit curves for the results.  Model results are 
generated using device dimensions as the fabricated device, Table 4.7, however tox is chosen 
to be the minimum value possible within the AMS process of 7.1nm [8]. The results 
presented in Fig 4.25 indicate that there is good agreement between the experimental and 
simulation results generated using the model, for both Vw and QW. As the PW is increased, 
the experimental results show that VW varies from 30mV to 105.98mV, QW from 94pCcm
-2
 
to 331.75 pCcm
-2
. Simulation results indicate that VW increases from 87mV to 108mV and 
QW from 87 pCcm
-2
 to 339 pCcm
-2
.   
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For PW < 4.5ms the model accurately predicts, within 5%, both VW and QW . For a PW = 
1ms, VW = 30mV (experimental) and 28mV (model) with QW = 94pC/cm
-2
 (experimental) 
and 87pC/cm
-2
 (model), there is approximately a 3% difference between experimental and 
simulation results. Similarly for a PW = 3ms, VW = 62.95mV and 67mV with QW = 
212.02pC/cm
-2
 and 205pC/cm
-2
 for the experimental and simulation results respectively; 
there is a 2% difference between results. When the PW becomes greater than 4.5ms; Fig. 
4.29 shows that VW and QW obtained from experimental results begin to diverge from the 
model. For PW = 5ms, VW = 91mV (experimental) and 96mV (model) with QW = 
287.93pC/cm
-2
 (experimental) and 299.09pC/cm
-2
 (model) the difference  increases slightly 
to approximately 4%. The difference between further increase to approximately 6% with 
PW = 6ms, VW = 105.98mV(experimental) and 108mV(model)  with QW = 331.75pC/cm
-2
 
(experimental) and 339.42pC/cm
-2
 (model). The experimental results also indicate that QW 
will saturate at a lower value than the model suggests. Overall, on average, there is 
approximately a 4% difference between the simulation results and experimental results for 
the same PW value. 
 
 
145 
 
 
Fig 4.25 – Variation of (a)Vw and (b)Qw with respect to time. Insert in (a) showing ∆VFB against PW and 
fit curve 
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4.5 Conclusions 
A floating gate device has been presented suitable for integration with the charge-coupled 
synapse proposed in [1-4]. The device is designed using a polysilicon and MOS capacitor; 
the gate of the MOS capacitor and lower plate of the polysilicon capacitor forms the 
electrically isolated floating gate. The theoretical operation and design equations presented 
are derived from MOS physics to produce design guidelines. A theoretical model has been 
developed and compared with experimental results obtained from fabricated devices. The 
obtained experimental results from both HFCV and PCV measurements indicate that 
negative charge stored and removed from the floating gate occurs via Fowler-Nordheim 
tunnelling. The application of a large negative voltage to the control gate causes electrons to 
tunnel back through the gate oxide into the semiconductor. This serves to reduce the number 
of electrons on the floating gate and increases its potential. The experimental HFCV results 
presented confirm that FN tunnelling does occur and causes charge to be stored on the FG. 
This is shown by a shifting of the HFCV plot to the right of the ideal HFCV. The transient 
charge storage characteristics have been modelled using physical equations. Experimental 
results obtained using the pulsed CV technique has been used to validate the model which 
can be used to predict the charge storage characteristics of the FG device.  
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Chapter 5 – Synaptic Weight Update In Analogue Hardware 
Neural Networks 
 
5.1 Introduction 
Chapter 2 presented the notion that Spike-Timing-Dependent-Plasticity, STDP, is believed 
to be the dominant form of learning that occurs within biological neural networks. STDP 
determines the effect that one neuron has upon another based upon pre- and post- synaptic 
input stimuli, Fig. 5.1. Pre-post spiking, where a postsynaptic spike occurs after a 
presynaptic spike, serves to increase the synaptic weight, while Post-pre spiking serves to 
reduce the synaptic weight [1-7]. 
 
 
Fig 5.1 – Asymmetric STDP Curve. ∆w is the incremental weight and ∆ts is the temporal difference 
between pre-post firing times; tpost is the firing time of the postsynaptic neuron while tpre is the firing time 
of the presynaptic neuron. ∆ts = tpost-tpre. 
 
In [6-13] it has been established that the modification of the synaptic weight occurs during a 
specific timing window. Specifically the synaptic weight is only increased if the 
postsynaptic spike occurs within 20 - 25 milliseconds of the presynaptic spike, while a 
decrease only occurs when if the presynaptic spike occurs within 20 - 25 milliseconds of the 
postsynaptic spike. Outside of these windows no modification of the synaptic weight occurs. 
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From the review of STDP circuits in hardware, Chapter 2, it was concluded that while it has 
been shown to be possible to implement STDP within HNN, little consideration has been 
given as to how achievable the functionality of more complex circuits; that is, the scalability 
of the circuit blocks. In order for the synaptic weight to be updated the proposed synapse(s) 
need additional circuitry, which can be used to increase or decrease the stored synaptic 
weight between associated neurons. Therefore, each synapse will have to have its own 
weight update circuit and the large footprint of the overall solution severely limits their 
usefulness. However, there is a trade-off between the accuracy of the STDP implemented 
and that of the additional circuitry.  
 
When scaling is considered, it is clear to see that the additional circuitry required to 
implement STDP will take up the majority of the silicon. Therefore STDP or an alternative 
method of implementing synaptic plasticity must allow for the update in synaptic weight 
while maintaining a compact and low power circuit design, such that more complex neural 
networks can be constructed. In this chapter a compact circuit is presented which 
implements STDP using two symmetrically designed circuit blocks, one for pre-post and the 
other for post-pre spiking. In addition to STDP, the compact circuit also implements a 
variable critical timing window which determines when and if synaptic modification takes 
place. The circuits reviewed in chapter 2 do not include this feature. 
 
The remainder of this chapter is organized as follows; the compact STDP circuit is outlined 
in section 5.2. A theoretical model for the operation of the circuit is outlined with simulation 
and experimental results confirming the operation also presented. Experimental results are 
taken from devices fabricated during the 3
nd
 chip run using an AMS 0.35µm CMOS process. 
Section 5.3 presents analysis of the effect of process variation on the proposed circuit, with 
particular emphasis on its effect on the critical timing window. Conclusions and discussion 
are presented in Section 5.4 
 
 
5.2 Compact STDP Circuit 
A compact STDP circuit is proposed which will work in conjunction with the NVM device 
presented in chapter 4. Specifically the output from the STDP circuit will serve to either 
increase or decrease charge (representing the synaptic weight) stored on a floating gate, FG. 
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To modify this charge the compact STDP circuit is split into two symmetric circuit blocks. 
The weight potentiation, WP, block serves to increase the synaptic weight during a pre-post 
synaptic spiking event; the weight depression, WD, block serves to decrease the synaptic 
weight during a post-pre spiking event.  The amount of charge which is added to or removed 
from the FG is proportional to the pulse width, τcg, of the output from the WP and WD 
blocks, VCG. Additionally τcg is proportional to the time difference, Δts, between pre- and 
post- synaptic inputs to the circuit blocks, as defined in Fig. 5.1. 
 
5.2.1 Weight Potentiation Block 
Fig. 5.2 presents the weight potentiation block. The circuit increases the synaptic weight, 
represented as a negative charge stored on a FG of a non-volatile (NVM) device. Weight 
potentiation only occurs when a presynaptic spike occurs prior to a postsynaptic spike, (pre-
post spiking event). The NVM device is represented by its equivalent capacitance CFG. An 
output buffer is required to provide the required voltage to cause Fowler Nordheim, FN, 
tunnelling in the NVM to increase the stored charge. 
 
 
Fig 5.2 – Weight Potentiation, WP, Circuit Block, Output Buffers and NVM Device 
 
The WP circuit comprises of 3 NMOSTs, MPre, MPost and Mleak, 1 PMOST, Mreset and a 
PMOS capacitor, C, Transistor Mreset is used to ensure that when Vpost is low, Vwi is pulled 
low. While Vpost is high, Mreset is off and will not significantly affect Vwi.  
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The theoretical operation of the device is now outlined. The initial conditions when no pre- 
or post- synaptic spikes occur are; 
 Vwi, Vpre and Vpost are low 
 node VC is pulled low by Mleak  
 C discharged 
 
Consider a pre-post spiking event. When a pre-synaptic spike occurs (VPre), VC is pulled up 
to its maximum value, VM = 3.3V-VTMpre; where it is noted that VTMpre is the threshold 
voltage of Mpre. When the pre-synaptic pulse ends, C starts to discharge via Mleak, and VC 
decreases at a rate determined by voltage Vleak. Voltage Vleak thus controls the timing 
window in which a post-synaptic spike must occur in order to cause the synaptic weight to 
be increased. When the post-synaptic spike (VPost) occurs, the nodes with voltages VC and 
Vwi, are connected and Vwi is pulled up to VC-VTMpost(Vwi); VTMpost(Vwi) is the threshold 
voltage associated with Mpost. The synaptic weight will be increased, while Vwi is greater 
than the trigger voltage of the output buffer, Vbuf.  
 
Consider now a post-pre spiking event when the circuit is operating under the initial 
conditions defined above.  When a post-synaptic spike occurs, since VC and Vwi are low, no 
update of the synaptic weight occurs. If a pre-synaptic spike now occurs, it forms the start of 
a pre-post spiking event. 
 
The output buffer served to  supply the 10V required to increase the stored charge on the 
FG. The WP output buffer is constructed using two CMOS inverters with 3V and 10V VDD 
rails, as shown in Fig. 5.3. The MOSFETs are sized so as to produce the following 
operation; if Vwi is greater than the trigger voltage of the first CMOS inverter then the output 
from the second inverter will be pulled up to 10V. If Vwi is below the trigger voltage of the 
first CMOS inverter, then the output from the second inverter is held at ground. The pulse-
width, τcg, and magnitude of VCG determines how much charge is injected and stored on the 
FG. As ∆ts →∆ts min, τcg → max τcg. Similarly as ∆ts →∆ts man, τcg → min τcg. 
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Fig 5.3 – Weight Potentiation Output Buffer 
 
To determine the required sizes of the transistors in each inverter the following output 
voltages from the circuit are desired; 
 VCG= 9.8V when Vwi = 3V 
 VCG = 0.2V when Vwi = 0V 
 
The WP output buffer can be split into two separate inverters. The second inverter needs  to 
be sized such that the following output voltages are present; 
 VCG = 0.2V when Vin’ = 3V 
 VCG = 9.8V when Vin’ = 0V 
 
The additional circuit parameters are as follows; 
 VDD = 10V 
 Vtn = 0.6V  
 Vtp = -0.8V 
 
The value of 
  
  
 for the inverter is calculated using equation 5.01. 
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       (5.01) 
 
The PMOS transistor is saturated as the gate to source voltage, VGSp=7, and VDSp=10. The 
drain current in the PMOS device is; 
      
  
  
 
            
 
 
      (5.02) 
 
The NMOS is saturated and with its drain current given by; 
      
  
  
                
    
 
 
     (5.03) 
 
Equating the drain currents gives; 
 
  
  
  
 
            
 
 
    
  
  
                
    
 
 
   (5.04) 
 
Substituting in             
  and           
  gives; 
 
    
  
  
 
            
 
 
     
  
  
                
    
 
 
    (5.05) 
 
Substituting  
  
  
  , into 5.05 gives 
  
  
  . Ln is chosen to be 0.5µm, such that; 
 
                      (5.06) 
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The first inverter is designed using a similar method, such that the WP output buffer has the 
dimensions, Fig. 5.4. 
 
 
Fig 5.4 – WP Output Buffer showing device dimensions 
 
5.2.2 Weight Depression Block 
Fig. 5.5 presents the WD block; its layout is identical to that of the WP block with the 
exception of the application of pre- and post- synaptic inputs and the design of the output 
buffer. 
 
 
Fig 5.5 – Weight Decrease, WD, Circuit Block, Output Buffers and NVM Device 
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The operation of the WD block is similar to that of the WP block. However, if post-pre 
spiking occurs, the synaptic weight will decrease. When a post-synaptic spike (VPost) occurs, 
VC is pulled up to its maximum value, VM = 3.3V-VTMpost and charges capacitor C via MPost. 
When a pre-synaptic pulse (VPre) occurs, Vwd is pulled up to VC-VTMpost(Vwd) causing the 
synaptic weight to be decreased over the time period when Vwd is greater than Vbuf.  
 
The WD output buffer serves to supply -10V in order to decrease the charge stored on the 
FG. It is constructed using a single CMOS inverter with a 3V, supply rail (VDD) and a -10V 
rail (VSS), Fig. 5.6. The MOSFETs are sized so as to produce the following operation; when 
Vwd, is greater than Vbuf, its output voltage is pulled down to -10V. If Vwd, is less than the 
Vbuf, then the output is held at 0V. The design methodology used to determine the transistor 
sizes is similar to that outlined for the WP output buffer. 
 
 
Fig 5.6 – Weight Decrease Output Buffer 
 
For the case of pre-post spiking, when a pre-synaptic spike occurs, VC and Vwd are low and 
there is no update of the synaptic weight. The occurrence of a post-synaptic spike forms the 
start of another post-pre spiking event. 
 
If ∆ts = 0, a pre- and post-synaptic spike occurring at the same time then Δw = 0. Both the 
WP and WD circuits will be ‘on’ during this event causing node VCG to be biased at 0V. 
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Therefore it can be shown the in reality the STDP curve which is to be modelled is more 
akin to that shown in Fig. 5.7 rather than that in Fig. 1(b) [48]. This is consistent with 
biophysical experiments where it has been reported [49] that synaptic communication 
between pre and postsynaptic neurons is inherently delayed by axons or dendrite latencies  
and thus the actual strongest and weakest synapse efficacy do not occur at the absolute 
temporal difference (∆ts = 0).  
 
Fig 5.7 – STDP curve showing Δts = 0 gives Δw = 0 
 
5.2.3 Critical Timing Window 
The STDP response implies a critical timing window [7, 14-19]. This critical timing window 
determines whether synaptic modification will take place within the NN. Experimental 
results have shown [7, 14] that typically if a postsynaptic spike follows a presynaptic spike 
within a window of 20-25ms then potentiation takes place. Similarly if a pre-synaptic spike 
follows a post-synaptic spike within a window of 20-25ms then depression occurs. Outside 
of this window, no potentiation or depression will occur [7, 14-21]. Typically the critical 
timing window is between 20-25ms [7, 14].  
 
It was shown in Chapter 2, that STDP can be implemented in hardware [22-31], however 
few of the implementations presented take into account the variability of the critical timing 
window for synaptic modification. The proposed STDP circuit outlined in this chapter aims 
to overcome this short-coming by implementing a variable CTW. Typically in biology the 
critical timing window is 25ms for potentiation and depression [7, 9]. However, in hardware 
the computational speed is greatly accelerated, with average spike train frequencies ranging 
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in to the MHz range. We therefore implement an equivalent timing window of 20-25µs in 
this work. 
 
The critical timing window, tcw, is defined here by the time it takes for VC to fall from VM to 
Vbuf  for both the WP and WD blocks of Figs. 5.2, 5.5. The rate at which the sub-threshold 
current reduces VC is set by Vleak and the aspect ratio of Mleak, SMleak. The sub-threshold 
current,  Ileak is constant for VDS> 3kT/q [47]; 
 
            
           
   
     (5.07) 
 
where Vt is the threshold voltage of Mleak, q is the charge of an electron, k is  the Boltzmann 
constant, m is…. and T is absolute temperature. Io is defined as; 
 
                     
  
 
 
 
   (5.08) 
    
  
  
      (5.09) 
 
Cd is the depletion layer capacitance, Co is the capacitance of the oxide in Fm
-2, μeff is the 
effective channel mobility. Now 
 
    
 
 
          (5.10) 
 
Where i is the discharging current, Ileak.  Integrating (5.10) with voltage limits, gives 
equation (5.11) which can be used to determine the critical timing window, tcw. The window 
can be adjusted using Vleak, according to:  
 
    
 
     
            (5.11) 
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Substituting equation (5.07) into (5.11) and rearranging allows a value for Vleak to be 
calculated for the required tCW. For tCW = 25µs, a Vleak ≈ 400mV is required. The effects of 
process variation upon the critical timing window will be discussed later in this chapter. 
 
 
5.2.4 Results 
5.2.4.1 Output Buffers    
Simulation and experimental results showing the operation of the WP output buffer are 
presented in Fig. 5.8. The results are obtained by applying a 3.0V, 10µs wide pulse to the 
input of the WP output buffer, Vin. The rise and fall time of the pulse are both equal to 1µs. 
The results confirm that while Vin is greater than Vbuf, the output from the buffer, VCG, is 
pulled high to 10V (simulation) and 9.81V (measured). In addition to this the pulse width is 
found to be ≈10µs for both the simulation and experimental results. The experimental results 
also indicate that while Vin = 0V, VCG has a resting voltage of -0.32V.  
 
 
Fig 5.8 – WP Output Buffer Response 
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In addition to the WP output buffer, Fig. 5.9 presents the simulated response of the WD 
output buffer. In this case a 3.0V, 10µs pulse to the input of the WD output buffer, Vwd. The 
rise and fall time of input pulse remains at 1µs. The results confirm that while Vwd is greater 
than Vbuf, the output from the buffer, VCG, is pulled down to -10Vwith a constant pulse 
width of 10µs. In the absence of Vwd, VCG remains at 0V. 
 
 
Fig 5.9 – WD Output Buffer Simulated Response 
 
5.2.4.2 STDP Circuit 
In this section, simulation and experimental results are presented which confirm that the 
operation of the STDP circuit is consistent with the theory presented in the previous section. 
Simulations of the back-annotated Virtuoso layout of the WP block, including parasitic 
circuit capacitances, were undertaken using Cadence IC Design Tools 5.1.41 with SpectreS 
SPICE. Experimental results are taken from circuits fabricated in AMS 0.35µm CMOS 
process. Unless otherwise stated, Vleak is set to 410mV, Cw is 100fF and SMleak = 1 such that 
the tCW ≈ 20µs, equation (5.11). Additional parameters for the circuit are; WMpre = LMpre = 
0.5µm, WMreset = LMreset = 0.5µm, WMpost = 0.4µm LMpost = 0.35µm. 
 
As outlined earlier in this chapter, one of the main features of STDP circuit is that a variable 
critical timing window, CTW, can be implemented. The CTW is determined by two main 
variables, Cw and Vleak. However Cw must be chosen prior to fabrication. Cw is chosen such 
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that the overall circuit is compact but also allows for a large range of values for the CTW. 
Therefore the CTW is solely dependent upon the user adjustable Vleak. 
 
Fig. 5.10 presents a plot for the duration of the critical timing window based upon theory, 
simulation and experimental results. The theoretical results are obtained by using equations 
5.07 and 5.11 with VM = 2.5V and VtMleak = 0.5V. The results presented in the figure show 
that the theoretical equation concurs with both simulation and experimental results for the 
decrease in VC due to the subthreshold current through transistor Mleak. For Vleak < 400mV, 
the theoretical equation gives approximately the same results as both the simulation and 
experimental data. For Vleak ≥400mV a slight discrepancy between theoretical and 
simulation/experimental results occur. This is due to the both simulation and experimental 
data taking into account various non-ideal effects as discussed in chapter 3, equation 5.11 
predicts the ideal variation of VC over time. 
 
Fig 5.10 – Critical Timing Window duration from theory, simulation and experimental 
 
As mentioned earlier, typically in a biological synapse, any change in the synaptic weight 
occurs within a critical timing window of tcw ≈ 20-25ms. Substituting equation (5.07) into 
(5.11) and rearranging allows a value for Vleak to be calculated for the required tcw. For a 
biologically equivalent critical timing window of tcw = 20µs, Vleak = 410mV is required. 
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Fig. 5.11 presents the results of a post-pre spiking event. A pre-synaptic spike, VPre, occurs 
at Δts = 5µs, after the end of the postsynaptic spike, VPost. Both the simulation and 
experimental results confirm the theoretical operation outlined previously. When VPost 
occurs, C remains discharged with VC = 0V as per the initial conditions. Thus Vwi ≈ 0V and 
VCG ≈ 0V, and no update of the synaptic weight takes place. VPre goes high 5µs after the end 
of VPost causing C to charge and VC to be pulled up to ≈ 2.4V. When VPre goes low; C 
discharges via subthreshold transistor Mleak as indicated earlier, causing VC to discharge 
linearly. Since node VC and Vwi remain unconnected no change in synaptic weight is seen. 
This satisfies the condition in the STDP rule that Post-pre spiking does not cause an increase 
in the synaptic weight. 
 
Fig 5.11 – Post-pre spiking event, Δts = 5µs 
∆ts 
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Fig 5.12 – Pre-post spiking events, (a) Δts = 1µs; (b) Δts = 3µs; (c) Δts = 4µs; (d) Δts = 5µs. 
 
∆ts 
τcg 
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Consider now the effects of a series of pre-post synaptic spikes upon the WP circuit, where 
Δts is increased from 1µs to 20µs, Figs 5.12, 5.13 and 5.14. 
 
Referring to Fig. 5.12(a), as Vpre is pulled high, C is charged to voltage VM = 2.43V for both 
simulation and experimental results, therefore a voltage drop of 0.87V is seen across 
transistor MPre.  When Vpre goes low, C discharges (initially) linearly via Mleak which is 
operating in sub-threshold. When Vpost goes high, Vwi is pulled up to VC - VtMpost(Vwi), for 
both simulation and experimental results Vwi ≈ 1.70V. Transistor Mpost sees a voltage drop of 
≈ 0.73V.  A weight increase is triggered as VCG is pulled high to 10V. It should be noted that 
VtMpost is shifted due to substrate bias effects. Fig. 5.12(a) shows that when Vpost goes low, 
both Vwi and VCG are pulled low, ending the synaptic weight update. This is consistent with 
the theoretical operation outlined previously. It should be noted that Vwi is only pulled down 
to about Vt after Vpost returns to 0V, as the pMOST, Mreset, has poor pull-down capability. 
 
The pulse-width and magnitude of VCG will determine how much charge is injected and 
stored on the FG. The time difference between pre- and post- synaptic spikes is ∆ts=1µs. For 
∆ts =1µs, the maximum weight update occurs, ∆w = ∆wmax. This occurs as Vwi is above the 
threshold voltage of the output buffer, while Vpost is still high. Thus VCG is at its maximum 
pulse width, τcg = 10.91µs (simulation) and has a measured value of τcg = 10.75µs. In both 
cases VCG has a magnitude of 10V. 
 
In Fig. 5.12(b), ∆ts is now increased to 3µs. As with the previous results, C is charged to VM, 
and when the postsynaptic spike occurs, Vwi ≈ 1.70V. This again causes VCG to be pulled 
high to 10V. However τcg is reduced compared to ∆ts =1µs, τcg is now 8.91µs (simulation) 
and 8.62µs (measured). The reduction in τcg occurs because Vpost coincides with the linearly 
decreasing VC. Voltage Vwi now tracks the decreasing VC, until, eventually Vwi is pulled 
below the threshold voltage of the first CMOS inverter, while Vpost is still high, Fig. 5.12(b). 
Further increasing ∆ts to 4µs and 5µs, Fig 5.12(c) and (d), continues to reduce τcg to 7.90µs 
(simulation), 7.62µs (experimental) and 6.90µs (simulation), 6.61µs (experimental) 
respectively. 
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Fig 5.13 – Pre-post spiking events, (a) Δts = 6µs; (b) Δts = 7µs; (c) Δts = 8µs; (d) Δts = 9µs. 
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Fig 5.14 – Pre-post spiking events, (a) Δts = 10µs; (b) Δts = 11µs; (c) Δts = 12µs; (d) Δts = 13µs. 
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Fig. 5.13 shows the effect of further increasing ∆ts, with (a) ∆ts = 6µs, (b) ∆ts = 7µs, (c) ∆ts = 
8µs, (d) ∆ts = 9µs. In each case τcg is further reduced to (a) 5.9µs (simulation), 5.59µs 
(experimental), (b) 4.92µs (simulation), 4.60µs (experimental) (c) 3.91µs (simulation), 
3.60µs (experimental) (d) 2.90µs (simulation), 2.61µs (experimental).  Finally in Fig. 5.14 
(a) ∆ts = 10µs; (b) ∆ts = 11µs; (c) ∆ts = 12µs and (d) 17µs respectively. In Fig. 5.13 (b), τcg ≈ 
0.91µs and 0.65µs for simulation and experimental respectively. The magnitude of VCG is 
slightly reduced to 9.6V. This corresponds to the minimum weight update ∆w = ∆wmin. Fig. 
5.13(c) and (d) indicate that once ∆ts ≥ 12µs then no update in the synaptic weight takes 
place as VCG ≈ 0 due to Vwi being less the threshold voltage of the first CMOS inverter when 
Vpost is high. 
 
Fig. 5.15 presents a plot of ∆ts against τcg and represents the upper right-hand quadrant of the 
typical STDP curve, shown as the insert.  Fig. 5.15 indicates that as ∆ts is increased τcg 
decreases from 10.91µs to ≈0.91µs (simulation), from 10.75µs to ≈0.65µs (measured). It 
should be noted that ∆ts has the equation form of y = -mx + c, it is sufficient approximation 
of STDP, as the exponential functions of the STDP curve are not a pre-requisite for the 
implementation of STDP but rather a mathematical convenience. Hence the WP block of the 
compact STDP circuit can be used to implement STDP in hardware. 
 
 
Fig 5.15 – Pre-post spiking STDP Curve – Simulated and Experimental. Insert – Asymmetric STDP Curve 
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Having presented simulation and experimental results for the WP circuit block, the 
following series of figures present simulation results undertaken on the WD circuit block 
from both pre-post spiking and post-pre spiking. Simulations of the back-annotated Virtuoso 
layout of the WD block, including parasitic circuit capacitances, were undertaken using 
Cadence IC Design Tools 5.1.41 with SpectreS SPICE. Unless otherwise stated, Vleak is set 
to 400mV, C is 100fF and SMleak = 1 such that the tcw ≈ 25µs, equation (5.11). Additional 
parameter for the circuit are; WMpre = LMpre = 0.5µm, WMreset = LMreset = 0.5µm, WMpost = 
0.4µm LMpost = 0.35µm. 
 
As the WD circuit block is identical to the WP circuit with the exception of the application 
of Vpre and Vpost its operation is also identical. Fig. 5.16 presents the results of a pre-post 
spiking event on the WD block. A post-synaptic spike, VPost, occurs 5µs, Δts = 5µs, after the 
end of the presynaptic spike, VPre. The simulation confirms the theoretical operation outlined 
previously. When VPre occurs, C remains discharged with VC = 0V as per the initial 
conditions. Thus Vwi ≈ 0V and VCG ≈ 0V, and the synaptic weight remains unchanged. VPost 
goes high 5µs after the end of VPre causing C to charge and VC to be pulled up to ≈ 2.4V. 
When VPost goes low; C discharges via subthreshold transistor Mleak causing VC to discharge 
linearly. Since node VC and Vwi remain unconnected no change in synaptic weight is seen. 
This satisfies the condition in the STDP rule that pre-post spiking does not cause a decrease 
in the synaptic weight. 
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Fig 5.16 – Pre-post spiking event – Δts = 5µs 
 
Figures 5.17 and 5.18 present the simulation results for a series of post-pre spiking events 
upon the WD circuit. Δts is once again increased from 1µs to 20µs. Referring to Fig. 5.17(a), 
as Vpost is pulled high C is charged to voltage VM = 2.43V.  As Vpre goes low, C discharges 
(initially) linearly via Mleak. When Vpre goes high, nodes VC and Vwi are connected such that 
Vwi ≈ 1.70V. A weight decrease is triggered as VCG is pulled down to -10V. Vpre goes low, 
both Vwi and VCG are pulled back to 0V, ending the synaptic weight update. This is 
consistent with the theoretical operation outlined previously.  
 
For Δts=1µs, the maximum value of the weight decrease occurs, ∆w = ∆wmax. VCG is at its 
maximum pulse width; τcg = 11.31µs and magnitude, VCG = -10V. Further increasing Δts, (b) 
Δts = 5µs, (C) Δts = 7µs, (d) Δts = 8µs. In each case τcg is further reduced to (b) 8.14µs, (c) 
6.16µs and (d) 5.15µs respectively. 
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Fig 5.17 – Post-pre spiking events, (a) Δts = 1µs; (b) Δts = 5µs; (c) Δts = 7µs; (d) Δts = 8µs. 
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Fig 5.18 – Post-pre spiking events, (a) Δts = 10µs; (b) Δts = 11µs; (c) Δts = 12µs; (d) Δts = 13µs. 
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Finally in Fig. 5.18 (a) ∆ts = 10µs, τcg ≈ 3.12µs; (v) ∆ts = 11µs, τcg ≈ 2.06µs. In Fig.5.18 (c) 
∆ts = 12µs gives τcg ≈ 0.96µs, and the magnitude of VCG is slightly reduced to 9.6V. This 
corresponds to the minimum weight update ∆w = ∆wmin. Fig. 5.18(d) indicates that once ∆ts 
≥ 13µs then no update in the synaptic weight takes place as VCG ≈ 0 due to Vwd being less 
the threshold voltage of the first CMOS inverter when Vpre is high. 
 
Fig. 5.19 presents a plot of ∆ts against τcg and represents the lower left-hand quadrant of the 
typical STDP curve, shown as the insert.  Fig. 5.19 indicates that as ∆ts increase negatively, 
τcg decreases from 11.31µs to ≈0.50µs. This is deemed to be a sufficient approximation of 
STDP. The exponential functions of the STDP curve are not a pre-requisite for the 
implementation of STDP but rather a mathematical convenience. Hence the WD circuit 
block of the compact STDP circuit can be used to implement STDP in hardware. 
 
Fig 5.19 – WD STDP Curve. Insert – Asymmetric STDP Curve 
 
Having presented simulation and experimental results for the STDP circuit, it is now 
possible to construct the full STDP curve for the circuit. Fig. 5.20 presents a plot of τcg 
against ∆ts and represents the full STDP curve, shown as the insert.  
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Fig 5.20 – Full STDP Curve – Simulated and Experimental (WP Circuit only) 
 
The STDP circuit is to be used with FG devices, therefore the sensitivity of the weight 
charge injection to the FG is now considered, in relation to the STDP curve presented in Fig. 
5.20 and charging time. In chapter 4 a NVM device was outlined which can be used to store 
negative charge, on a FG. This charge is used to represent the synaptic weight of an 
associated synapse, and the charge injected onto the FG represents the change in the 
associated weight, Qinj ≡ ∆w. In addition to this a model was presented which determines the 
charge storage (and removal) characteristics of the NVM device. 
 
The charge injected onto the FG represents the change in the associated weight; Qinj ≡ ∆w. 
The charge is injected by the Fowler-Nordheim mechanism [46].  
 
      
    
  
     
     
  
   
    (5.12) 
 
 
Constants A and B are given by equations 5.13 and 5.14 respectively: 
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                  (5.13) 
  
 
 
     
  
  
             (5.14) 
 
Where mo is the mass of an electron at rest, mox is the effective mass of an electron (mox = 
0.5mo) in the insulator and    is the barrier height for injection from semiconductor to 
oxide. 
  
Fig. 5.21 presents the cross-section of a FG device constructed using a poly-silicon 
capacitor. The charge injected onto the FG, Qinj, can be found from consideration of the 
current in the thin tunnelling oxide, tox over a set period of time, Δt.  The following 
equations (5.16 – 5.20) are used to determine Qinj and the associated potential of charge 
stored on the FG, ∆Vw.  
 
 
 
Fig. 5.21 – Equivalent capacitor diagram and cross section of FG device, constructed using poly-silicon 
and MOS capacitors. Cpoly is the capacitance of the interpoly oxide, Cox is the capacitance of the tunnelling 
oxide, VCG and VFG are the voltages applied to the control gate and coupled onto the FG respectively Qinj 
represents the charge stored on the FG and Qrem represents the charge removed from the FG, both due to 
FN tunnelling. 
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The capacitively coupled voltage, as defined in Fig.5.21, which falls across tox is given by 
5.16. 
 
               (5.16) 
 
Where α is the capacitive coupling coefficient, defined as   
     
         
.  The electric field 
in the oxide, Eox is given by 5.17, assuming that there is no charge in the oxide or initially 
stored on the FG 
 
    
      
   
      (5.17) 
 
where VFG is the potential of the FG and    is the surface potential at the oxide-
semiconductor interface. The field at successful time steps, Δt, can be found from  Equation 
5.18 (see chapter 4 for derivation). 
                
  
     
     
 
      
   
  
    (5.18) 
 
The potential, ∆Vw associated with the stored charge is calculated by finding the difference 
between successive steps of field:  
 
                            (5.19) 
 
The charge per unit area injected onto the FG for the duration of the pulse width Δts is then 
found as; 
 
                  (5.20) 
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Fig. 5.22 presents plots of (a) ∆w against ∆ts and (b) ∆Vw against ∆ts generated using 
equations 5.20 and 5.19 respectively. Fig. 5.24 presents plots of (a) ∆w against ∆ts and (b) 
V∆w against ∆ts generated using equations 5.19 and 5.20 respectively for WP circuit based 
upon simulated and experimental values of ∆ts. 
 
Fig. 5.22 (a) presents the Qinj (∆w) STDP curve for increasing tunnelling area. The 
increment of charge injected decreases for increasing ∆t because the stored charge serves to 
reduce the electric field. Similarly as ∆ts is decreased below -1µs, the amount of charge 
removed is also decreased. The results indicate that Qinj (∆w) (and ∆Vw) tracks τcg due to the 
similar shape of the Qinj (∆w) (and ∆Vw) v ∆ts and τcg v ∆t STDP plots. Increasing the device 
tunnelling area causes a shift in the STDP curve. Specifically this is a shift in the magnitude 
of the charge injected/removed for the same ∆t value.  
 
For the minimum tunnelling area presented, 0.35µm x 0.4µm the maximum amount of 
charge injected is ≈ 11.2 nC/cm2, which corresponds to a potential of ∆Vw = 23mV. The 
maximum amount of charge removed is ≈ 12.7 nC/cm2 (∆Vw = 26.2mV). These occur for 
Δts = 1µs and -1µs respectively. Similarly the minimum amount of charge injected is ≈ 
0.825 nC/cm
2
 (∆Vw = 2.0mV) and the minimum amount of charge removed is ≈ 0.45 C/cm
2
 
(∆Vw = 1.9mV). Again these occur at Δts = 11µs and -13µs respectively.  
 
For the largest tunnelling area presented, 2.5µm x 2.5µm the maximum amount of charge 
injected is ≈ 50.1 nC/cm2, (∆Vw = 103mV) and the maximum amount of charge removed is 
≈ 56.1 nC/cm2, (∆Vw = 113mV). These occur for Δts = 1µs and -1µs respectively. The 
minimum amount of charge injected is ≈ 2.2 nC/cm2, (∆Vw = 4mV). Similarly the minimum 
amount of charge removed is ≈ 1.2 nC/cm2, (∆Vw = 2.5mV). Again these occur at Δts = 11µs 
and -13µs respectively. The results presented indicated that the charge injection 
characteristics for LTP are approximately symmetrical to the charge removal characteristics 
for LTD.  
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Fig 5.22 – STDP Curve – (a) Qinj (∆w) (b) ∆Vw 
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Fig 5.23 – STDP Curve – (a) Qinj (∆w) (b) ∆Vw – Showing WP simulated and measured results only. 
 
 
178 
 
5.3 Process Variation 
5.3.1 Introduction 
Semiconductor devices are prone to random statistical variations which can affect their 
performance and intended operation [31]. These random variations occur during the 
fabrication process and can be considered as two main types; local and global, Fig. 5.24. 
Local variations are a result of various factors including, but not limited to, doping 
distribution, junction depths, surface roughness, film thickness, edge definition [31]. 
  
 
Fig 5.24 – Classification of Process Variations [31] 
 
Local process variations can affect; flat band voltage, Vfb, channel length, L, channel width, 
W, oxide thickness, tox, oxide capacitance, Co, substrate doping, Na, device mobility, µ, 
current factor, β, and threshold voltage, Vt [31-43]. Subthreshold MOSFETs are particularly 
sensitive to process variation due to the exponential relationship between drain current, ID 
and Vt. Vt is strongly related to several device parameters which are prone to variation 
during fabrication, equation 5.21. Process variation can affect most parameters of the 
MOSFET and these can conveniently be represented by the current factor (β) and threshold 
voltage, Vt [32-43]. Generally for subthreshold devices it is only Vt which is considered as 
this can incorporate variations in both off-current and subthreshold slope [35, 38, 43-45] as 
shown in equation 5.21. 
 
       
  
   
 
         
    
         
  
  
    (5.21) 
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Where Na – acceptor doping concentration, tox – oxide thickness,   – Fermi potential,    
– work function difference, Qt – trapped oxide charge density, Co – oxide capacitance, and 
ε0, εs, εox are the permittivity of free space, relative permittivity of silicon and silicon dioxide 
respectively. 
 
The important effects of process variation on the proposed STDP circuit are now considered 
with particular reference to the critical timing window. Process variation may cause the 
circuit to function outside of its proposed, ‘ideal’, operating characteristics. Specifically the 
critical timing window may deviate from the proposed biologically plausible value. This 
will affect the synaptic weight update for a given pre-post spiking event.  
 
The approximate effects of process variation on tCW will be assessed by considering a 
variation in the Vt of Mleak Any change in Na, tox,  ,     and Qt due process variation will 
cause Vt to vary, equation 5.21. Equation 5.22 will be used to represent the Vt of Mleak in 
equation 5.07. 
  
               (5.22) 
 
Where Vt0 is the nominal, ideal, threshold voltage for the AMS process, Vt0 = 0.48. ∆Vt will 
represent the change in Vt0 due to process variation. For the AMS process ∆Vt ≈ ±20mV. By 
substituting equations 5.07, 5.20 into 5.11 it is possible to model the effects of process 
variation on tcw.  
 
    
      
      
 
   
                  
     (5.23) 
 
An alternative approach to modelling the effect of process variations is to use a Monte Carlo 
analysis within a TCAD package, such as Cadence. Monte Carlo analysis involves a set of 
simulations, typically 100+, where in each simulation the critical model parameters (such as 
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NA, tox, Cox, W, L, etc) are set to random values, (within a deviation of ±3σ from the ideal) 
not necessarily worst case. This statistical variation is akin to that which can occur due to 
process variation. It should be noted that Monte Carlo analysis can be used to model lot-to-
lot, wafer-to-wafer, die-to-die (including device mismatch) either individually or as a 
combination.  
 
 
5.3.2 Simulation Results and Discussion 
Monte Carlo analysis was undertaken using Cadence to assess the effects of inter-die (die-
to-die) process variation on the critical timing window and results are presented in Fig. 5.25. 
The results indicate that a range of possible values for tCW are possible. Comparing the 
results to the model results presented as in Fig. 5.26, it is clear to see that the same range of 
values for tcw are possible. This indicates that the effects of process variation can be 
approximately modelled by considering the variation in Vt only, with ΔVt = ±20mV (from 
AMS specifications). This is further established by considering the equation for Vt, equation 
5.21, which shows that Vt is dependent upon Na, tox,  ,     and Qt (trapped, mobile, 
interface and fixed charge), which are all affected by process variations. 
 
 
Fig 5.25 – Die-to-Die Process Variation, Vleak = 400mV 
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Fig. 5.26 presents the maximum and minimum tcw due to the effects of process variation 
(from Fig. 5.26). In addition to this the ideal tcw and maximum and minimum values 
generated by equation 5.23 are presented. The results indicate that equation 5.21 can be used 
to approximate the effects process variation, with ∆Vt = ±17.5mV, (±2.5mV difference 
compared to the worst case AMS values). The change in the critical timing window, tcw, 
from the ideal value of 20µs is dependent upon ∆Vt. For ∆Vt = +17.5mV, tcw = 30.86µs, and 
for ∆Vt = -17.5mV, tcw = 12.21µs. 
 
Fig 5.26 – Die-to-Die Process Variation - tCW variations (max, min and ideal) and max, min values from 
equation 5.14 model. Vleak = 410mV. 
 
The effects of process variation will be to cause a shift the ideal STDP plot, Fig. 5.27.  PV 
will vary the amount of charge (hence potential of charge) injected/removed from the FG, 
Fig. 5.28. For tcw < 20µs, a positive ∆Vt, Qinj(∆w) (and ∆Vw) curve is shifted to the left. 
Conversely if tcw > 20µs, a negative ∆Vt, Qinj(∆w) (and ∆Vw) curve is shifted to the right. 
Specifically there is no overall change in the magnitude of ∆w, Qinj. Rather there is a shift in 
the magnitude of the charge injected/removed for the same ∆ts value. This does not affect 
the overall operation of the STDP circuit in that it still follows the STDP rule. 
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Fig 5.27 – STDP curves showing effect of  Process Variation (max, min and ideal)  
 
 
Fig 5.28 – STDP curves showing effect of Process Variation (max, min and ideal)  on (a) Qinj (∆w) and (b) 
∆Vw against ∆ts 
 
Therefore effect of process variation essentially means that if a synaptic weight is to be 
equal to say +1V; then if PV causes tcw < tcwideal, more pre-post spiking events are required. 
Similarly if tcw > tcwideal, less pre-post spiking events are required when compared to the ideal 
STDP curve. The same is true for a synaptic weight of -1V. The requirement of more or less 
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spiking events can be compensated for within the learning rule/training of the neural 
network, such that effects of process variation are reduced. 
 
Since the overall effect of process variation can be modelled simply by a change in Vt, then 
by rearranging equation 5.23 in terms of Vleak gives 5.24 the required value of Vleak such that 
tcw = tcwideal = 20µs, can be found. This is based on the assumption that ∆Vt = ±17.5mV. For 
∆Vt = 17.5mV, Vleak = 423mV and for ∆Vt = -17.5mV, Vleak = 380mV. 
 
       
  
 
   
      
     
              (5.24) 
 
The results show the importance of using Vleak to ‘tune’ tcw to achieve the desired 
biologically plausible critical timing window. 
 
 
5.4 Conclusion 
A compact STDP circuit which performs synaptic weight increase and decrease has been 
presented. The circuit is used to update the synaptic weights within a hardware neural 
network. The circuit has advantages over current implementations in that it can implement a 
critical timing window for synaptic modification. The duration of the critical timing window 
is set by the subthreshold current controlled by the voltage applied, Vleak, to transistor Mleak 
in the circuit. Simulation and experimental results of the WP are presented which indicate 
that for a post-pre spiking event, no update of the synaptic weight occurs. A pre-post spiking 
event will cause the synaptic weight, which is represented as charge on a FG in a NVM 
device, to be increased. The amount, by which the synaptic weight is changed, ∆w, is 
determined by the duration that Vwi is greater than 1.2V and also by the magnitude of VCG. 
The maximum weight, ∆wmax is obtained when VCG has a pulse width of 10µs and a constant 
magnitude of 10V. The minimum weight  ∆wmin, prior to Vwi being less than 1.2V is 
achieved when VCG has a pulse width of 1µs and magnitude of 9.6V. Similarly simulation 
results for the WD circuit block indicate that for a pre-post spiking event, no update of the 
synaptic weight occurs. A post-pre spiking event will cause the synaptic weight, which is 
represented as charge on a FG in a NVM device, to be decreased. Both the WP and WD 
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circuits have a power consumption of approximately 2.4mW, during a weight update. If no 
weight update occurs the resting currents within the device are in the nA range, thus each 
circuit has a power consumption of approximately 1µW.  
 
Since the critical timing window is determined by subthreshold transistor Mleak, the effects 
of process variation must be considered. It has been shown that process variation can be 
modelled simplistically as a variation in the nominal, ideal, threshold voltage, Vt. This has 
been verified through the comparison of simulation results for the simple model with Monte 
Carlo analysis simulations undertaken using Cadence. In addition to this both wafer-to-
wafer and die-to-die process variations have a dramatic effect upon the critical timing 
window. 
 
However by choosing a suitable value of Vleak it is possible to tune tCW to ensure a 
biologically plausible timing window despite the effects of process variation which occur 
during the fabrication process. Additionally the amount of charge which can be injected on 
the FG and the controllability of the injection of this charge has also been presented. A 
physical model has been presented which allows design and analysis of the blocks. 
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Chapter 6 – Limited Precision Weights 
6.1 Introduction 
In order for neural networks, NNs, to be a potential replacement to Von Neumann and other 
computing architectures, there is a need for them to be designed as effective and efficient 
systems. Software and hardware NNs therefore need to be designed such that they are 
compact and low powered. However the storage and updating of the synaptic weight 
becomes a major challenge when trying to establish a compact system.  
 
Traditionally in software the synaptic weights are implemented using floating point 
arithmetic with single or double precision weights [1-2]. In HNN there are several methods 
which can be used to store synaptic weights. For digital HNN external RAM or ROM chips 
are often used, in analogue HNN custom local FG devices are one potential method used. In 
either case due to the large interconnection of synapses between neurons, the synaptic 
weight storage device (and interconnect) can account for a large proportion of the silicon for 
the network. Therefore there is a need to reduce the size of the storage device/method to 
gain a compact neural network as envisioned in chapter 1. 
 
Considering the FG device presented in chapter 4, the synaptic weight of an associated 
synapse is stored, as charge, on a FG. The FG device is designed such that it can be 
integrated with a charge transfer synapse [14]. Chapter 4 also presented a model of the 
charge storage characteristics of the FG device, Fig. 6.1. Fig. 6.1(b) shows the total weight 
charge, Qw, stored and (a) shows the corresponding potential of Qw, Vw. The plots indicate 
that Qw (and as such Vw) is dependent upon the tunnelling area within the FG device. 
Specifically a large tunnelling area allows for more charge to be stored over the same time 
period and vice versa. Figure 6.1(b) also indicates that Qw will saturate causing little or no 
further charge to be stored on the FG with increasing time. The point, at which saturation 
occurs is dependent upon the tunnelling area for the FG device. Since Qw represents the 
associated synaptic weight, the saturation of Qw also imposes a limit on the number of 
possible weights which can be implemented.  
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Fig 6.1 – FG device charge storage characteristics showing (a) potential of total charge stored on the FG 
and (b) total stored charge and number of electrons 
 
Within an analogue HNN, synaptic weights can be represented in two main ways; firstly Qw 
can directly map to the synaptic weight, w →Qw. Use of this method allows for a large 
number of weights with a high precision. The second method is to use a packet or range of 
charge to represent each synaptic weight. This method can significantly reduce precision 
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and number of possible weights implemented compared with the first method. In either case 
there is still a limit on the number of weights due to the saturation effect. 
 
In the SpiNNaker system, synaptic weights are stored externally, off-chip and away from the 
synapses, using 1G Synchronous dynamic random access memory, SDRAM [15, 16]. Each 
synaptic weight is stored as a 16-bit weight value with an additional 4 bits for the synaptic 
delay value and 11 bits for the post-synaptic neuron index [15-17]. Each 32-bit synaptic 
weight value typically requires 2-4 bytes in memory, with each SpiNNaker core needing at 
least 10
6
 words, 4MB, of storage [17, 18].  Assuming integer values are used, the synaptic 
weights can be one of 2
16
 potential values. This can be either from 0 – 65,536 or -32,768 to -
32,767. Additionally SpiNNaker can also represent the synaptic weight more accurately as a 
16 bit floating point number. This reduces the total possible number of weights but increases 
the resolution of each weight. 
 
By contrast the FACETS and BrainScaleS projects store the synaptic weight using a 4 bit 
SRAM locally at each synapse [19-21]. Within the FACETS synapse the synaptic weight is 
converted from its 4 bit value to a current. Within the FACETS chip, the maximum 
conductance for a column of synapses is controlled by an analogue input gmax. The gmax 
values of two adjacent columns which share the same pre-synaptic input can be programmed 
to be a fixed multiple of each other. These columns can therefore combine their synapses to 
increase the weight resolution to between 6 to 8 bits. This causes a reduction in the synapse 
number within these columns [21]. Unlike the SpiNNaker project, the FACETs chip 
synaptic weights are discretised when using a 4 bit implementation.  In [21] it has been 
shown that the FACETS chip can function as required with just a 4-bit resolution for each 
synaptic weight. 
 
In software neural networks, a compact and efficient system can be achieved by reducing 
the number of bits required to represent and store the synaptic weight, while maintaining a 
suitable number of weights. This ensures that the network can still find a solution to the 
proposed problem. The reduction results in a network which has a uses a reduced weight 
range and limited precision weights [1-6]. Typically digital HNNs employ a high precision 
(and large number of weights) by utilizing a large amount of RAM/ROM to store the 
synaptic weights. However it is possible to implement digital HNNs with low/limited 
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precision/number of weights, requiring significantly less memory to represent the synaptic 
weights [5- 6]. Therefore there exists a trade-off between the number of weights/weight 
precision and the size of the synaptic weight storage device. However if limited precision 
weights, akin to those utilized in software neural networks is used, then the weight precision 
and memory requirement is reduced while still allowing for the NN to perform its intended 
function.  
 
As with digital HNN, analogue HNN, which use FGs, also have trade-offs between size of 
synaptic weight storage and the number and precision of weights. Therefore it is proposed 
that limited precision weights, currently used with training of digital HNN, can be expanded 
for use with analogue HNN. Limited precision weights can allow for compact neural 
networks by reducing the number and/or precision off synaptic weights while allowing the 
network to function as intended. In the following section an overview of limited precision 
weights (LPW) and current LPW training algorithms used in hardware neural networks is 
presented. 
 
 
6.2 LPW Algorithms 
Since the 1980s there has been a growing interest and research in neural networks which 
utilize low/ reduced precision synaptic weights. Two main avenues of research into this 
approach have been established. The first avenue focuses on the adaption and modification 
of traditional training algorithms such that they can be used with reduced precision weights, 
RPW [5, 7]. In [5, 7] it is shown that neural networks with a precision of 5-7 bits 
(representing each synaptic weight) can be trained to function as intended by simply using a 
continuous-discrete learning algorithm.  An alternative algorithm which reduces the number 
of possible weights which can be used in each training session has also been shown to allow 
a neural network to function with RPW [8]. While there has been considerable focus on 
adapting traditional training algorithms for use with RPW, the second avenue of research 
was to consider the use of novel techniques and algorithms which use limited precision 
weights, LPW to train the neural network. 
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6.2.1 Probabilistic Rounding Algorithm  
In [1, 9] probabilistic round algorithms were used resulting in minimal weight updates. In 
[1] a new training algorithm based upon the cascade correlation, CC, is outlined for use with 
neural networks. Specifically the new algorithm is adapted to use limited precision weights. 
The CC algorithm is an incremental supervised learning algorithm for use with feed-forward 
neural networks. The algorithm starts with a minimal neural network (input and output 
layers only) with additional hidden layers added during training. Each layer receives 
weighted connections from the previously added hidden layers. The CC algorithm then 
trains (and updates) the weights such that a maximum correlation measure exists with all 
hidden layer connections to the output layer are unconnected, as described in Equation. 6.1. 
The weights are then frozen and the network is retrained with the hidden layers connected to 
the output layer. 
 
w(t + 1) = w(t) + ∆w(t)     (6.1) 
 
Additionally [1] has been shown that when the CC algorithm is used with limited weights 
and depending upon the problem, the CC can only derive a minimal network with the 
following weight ranges: 
 For the sonar problem ±128 
 For the spirals task ±64 
 For the parity task ±8 
 
Equation 6.1 is adapted such that the weights are restricted to [-1, 1), as shown in equation 
6.2.  
 
w(t + 1) = P(w(t) + ∆w(t))    (6.2) 
 
To minimize the precision error, the weights are re-scaled during training. Results of an 
investigation into the effect of LPW on training using equation are described in [1]. 
Reduction of the weight precision has little effect on the learning of the network until a 
critical value of n is reached, where n is dependent upon the specific problem. For example 
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for the two spirals problem, n = 12 whereas n = 10 for both the sonar and parity problems. In 
the latter two cases, n=10 occurs as the weight update, ∆w, falls below the minimum 
possible weight update step size.  
 
An improvement is to use probabilistic weight updates [1]. When the proposed weight 
update, ∆w, is below the quantized level, a minimum step with probability, p, is taken as the 
weight update. The use of probabilistic weights has been shown to give better results when 
low weight precision is used [1, 9]. This is due to the fact the use of LPW has little effect 
until a critical point, n, is reached. After this training will fail due to ∆w → 0, with the 
probabilistic rounding fails at n = 6 compared to n=12-14 for the CC algorithm. 
 
6.2.2 Adapted Differential Evolution Algorithm  
Another approach to implementing neural networks with LPW is presented in [2]. In [3] it is 
proposed that feed-forward neural networks (FNN), can be implemented in hardware using 
integer weights such that they offer a reduced cost in implementation, reduction in memory 
for weight storage, and increased noise immunity due to the use of integer weight values 
rather than real numbers, [10, 11]. Again integer weights are restricted to a set weight range 
similar to [1, 9], in this case to [-2
k
+1, 2
k
-1], where k can be 3, 4, 5. This approach reduces 
the required memory storage required for the synaptic weights, [10, 11]. In addition the 
inputs are also restricted to {-1,1} [3, 10, 11].  
 
One potential algorithm for use with FNN is the adapted differential evolution (DE). It is 
based upon the DE algorithm but is adapted for use with the restricted weights [3, 10-12]. 
The adapted DE algorithm is used to train the network by firstly taking a specific number, 
NP, of N-dimensional integer weight vectors as the initial weight population. These are 
evolved over time by iteration, to generate the final synaptic weightings. NP remains fixed 
throughout training. The weight population is initially taken randomly using [-2
k
+1, 2
k
-1], 
where k can be 3, 4, 5 following a uniform probability distribution. After each iteration or 
generation, new weight vectors are established from the combination of randomly chosen 
ones from the weight population.  These are rounded up to the nearest integer value. 
Mutation is applied such that the weight vectors are forced into the range [-2
k
+1, 2
k
-1]
N
 to 
form a so-called trail vector. The trail vector will only be used in the next generation if it 
reduces the error function, E, this process is known as selection. The mutation operator 
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generates a new mutation vector v
i
g+1 based on one of the following relations, 6.3-6.8, from 
each weight vector w
i
g, where i=1,…, NP, g represents the current generation. 
 
v
i
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g + µ(w
r1
g - w
r2
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r4
g - w
r5
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Note w
best
g is the best member of the previous generation and µ > 0 is a real parameter. 
Since v
i
g is a real number, it is rounded to the nearest integer value, as shown in Equation 
6.9. 
 
v
i
g+1 = sign( v
i
g+1) x (│v
i
g+1│ mod 2
k+1
)    (6.9) 
 
The adapted DE algorithm has been applied to the XOR and 3-bit parity problems, with 
NP=2N [3]. This was to assess the performance of each DE algorithm, equations 6.3-6.8 
with respect to the resulting error function and success rate. The success rate is based upon 
the number of simulations which succeed out of the 1000 undertaken [3]. The results 
presented indicate that for the XOR problem with N=18, an error function of E=0.00221 is 
achieved after training with a maximum success rate of 93.4% when 6.6 is used and k=3. 
Over 90% success rate is accomplished when k is increased to 4 for equations 6.5, 6.6. 
Similarly when k=5 using equations 6.5, 6.6 and 6.8. The success rates indicate that the 
adapted DE algorithm performs better than other continuous weight training algorithms such 
as the adaptive back propagation algorithm.  
 
For the 3 bit parity problem, the network is to produce the sum, mod 2, of three binary 
inputs, a 97.7% success rate is achieved using equation 6.5 when k=3; 95.6% and 96.5% 
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success rates are also achieved for equations 6.5 and 6.6 when k is increased to 4. For k=5, 
over 90% is achieved using equations 6.4, 6.5 and 6.6. Since k represents the number of bits 
which are used to store the synaptic weights and hence the amount of storage space required, 
then the use of the DE algorithm introduces a trade-off between the memory storage size 
and the success rate of training; the effectiveness of the neural network. While the results 
indicate that it is possible to train a neural network with a limited number of bits, a 
specialized training algorithm which takes into account the use of limited precision integer 
weights, LPIW, must be used. 
 
6.2.3 Quantize Back-propagation Step-by-Step Algorithm 
The idea that neural networks which use LPW can be trained using specialized training 
algorithms is further echoed in [4-6]. In [4] it is proposed that a simple training algorithm, 
Quantize Back-propagation Step-by-Step, QBPSS, can be used with LPW in NNs. The 
QBPSS uses a look-up table based upon weight precision such that it does not introduce any 
new errors to the training of the network. In [4] it is proposed to train neural networks such 
that each neuron implements a hyperplane in an nq-1 dimensional space. For weights w;  
 
wϵ [-r, r] (r = 1, 2, ….)      (6.10) 
 
β is defined as the weight precision; 
 
β = wj – wi, (β > 0, j-i=1)     (6.11) 
 
The weights can be expressed as 
 
w ϵ {λβ│ λ = 0, 1, …, [r/β]}     (6.12) 
 
Thus if β = 0.1, and w ϵ [-1, 1], then the possible weights which can be used are from the 
following range 
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w ϵ {-1, -0,9, … , 0, …, 0.9, 1}     (6.13) 
 
If β is 1, then the hyperplanes which can be drawn as a mesh as shown in Fig. 6.2 [4]. Figure 
6.2 indicates that the learning capabilities of the chosen neural network decreases as the 
weight range is reduced.  
 
Fig 6.2 – Hyper planes which can be implemented when β=1, wϵ [-2, 2], [-3, 3], and [-4, 4] respectively. All 
planes are drawn on a [-0.4, 0.4] square [4]. 
 
 
Fig 6.3 – Hyper planes which can be implemented when β=1 (top row), and β=0.1 (bottom row) with wϵ [-
1, 1]. In the first column the hyper planes are drawn in the [-0.3, 0.3] square, in the second and third 
column the hyper planes are drawn in [-2, 2] square and [-0.1, 0.1] square respectively [4]. 
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In Fig. 6.3 the weight precision, β, is increased from 0.1 (bottom row) to 1, (top row) with 
wϵ [-1, 1], and the possible hyper-planes are plotted. When β is decreased, the number of 
hyper-planes which can be implemented by the network is increased. Therefore it can be 
shown that the precision of the weights also affects the effectiveness of the neural network. 
A trade-off between the relative sizes of w and β is present. A NN with a large w range and 
low β is more capable than a neural network which has a small w range and large β. 
Conventional training algorithms have trouble training a network with low w and β, 
therefore [4] propose using QBPSS to overcome this problem. 
 
The number of hidden layers can play an important role in the training and functionality of 
the network [4]. The more hidden layers that are present, the greater the chance that the 
training algorithm will converge to a solution. However large networks will take longer to 
train [13]. For neural networks which have a limited precision, a large learning rate is 
required.  It has been shown that with a learning rate α = 0.25 and β = 0.1 it is possible to 
train a NN [4, 13]. 
 
QBPSS is based upon the conventional BP algorithm. The BP has been shown to fail to 
converge when β = 0.1 where as LPW have been used successfully. In BP, if the weight 
increment is equal to or greater than 0.1, then the weights can be updated. However if this is 
not the case, then the weights will be quantized to 0. This can lead to weights being trapped 
in local minima. The QBPSS algorithm with β = 0.1 and an allowed error function of Eallowed 
= 0.05 can reduce this effect. In QBPSS, the synaptic weights are then updated using 
equation 6.14, where η is the momentum which allows the network to learn at a faster rate 
when plateau surface errors are present. If η is in the range, 0≤η<1 then ∆Wq(k-1) is a 
negative weight vector. 
 
W
q
(k+1) = roundβ(W
q
(k)+α∆Wq(k)+η∆Wq(k-1))   (6.14) 
 
The network is initially trained with β < 0.1, (high precision) until a pre-determined error or 
iteration number is reached, after which the weights are quantized to a lower β. The 
quantization process is repeated until the desired β is reached. The advantage of using 
QBPSS is that the desired response to the input stimuli is similar to the MTM (multi-
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threshold method) training algorithm but with a higher accuracy. By using QBPSS it has 
been shown that the number of weights, and bits required to store the weights can be 
reduced while still allowing the network to perform its intended function. 
 
6.2.4 VLSI Friendly LPW Algorithm 
 The work of [5-7] describes the use of an LPW algorithm with integer weight values for use 
with VLSI NN. If the range of the LPWs is not chosen correctly, then a neural network 
which uses hyperplanes and LPW will not be able to find a solution to the problem [5-7]. 
Additionally it is possible to calculate the integer weight range, [-p, p], such that a solution 
exists as a function of the minimum distance between the patterns of opposite classes, √n/2p.  
The effect of reducing the weight precision on the capabilities of the network is described in 
[5-7]. Using real number weights, hyperplanes can be implemented in any position within 
the problem space square by the training algorithm. In this case the only difficulty during 
training is whether the algorithm will converge. Provided the training algorithm is chosen 
correctly then a solution will exist such that all patterns are separated. If the weight precision 
is finite but sufficiently high, then the hyper-planes are sufficiently dense to allow 
convergence. If the weights are restricted to say integer values, then the number and 
positions of the hyper-planes is reduced and the chance of convergence is also reduced. In 
[5-7] it is stated than an axiom occurs; 
 
 “if a hyperplane cannot be implemented which will separate two patterns, then no matter 
what training algorithm is used, training will not converge to a solution”. 
 
 Additionally if the problem is considered in a 2-D space, then the set of hyper-planes which 
are available can be viewed as a mesh within the problem space similar to that proposed in 
Fig 6.4 [4, 5].  
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Fig 6.4 – Hyper planes which can be implemented with, β=1, and integer weights ranges [-3, 3], [-4, 4] and 
[-5, 5] respectively. All planes are drawn on a [0, 0.5] square [5]. 
 
To prove that it is possible to calculate the integer weight range, [-p, p], such that a solution 
exists as a function of the minimum distance between the patterns of opposite classes, √n/2p, 
[5-7] makes two propositions; 
 
Proposition 1 – A strictly layered neural network using integer weights in the range [-p, p] 
can classify correctly any set of patterns included in a hypercube of side length 2l, l<0.5 
centred around the origin of R
n, n ≥ 2, for which the minimum Euclidean distance between 
the two patterns of opposite classes is dmin ≥ lo = max {l, √n/2p}.  
 
Proposition 2 –Consider a set of m patterns (in general positions) from two classes in the 
hypercube of side l centred in the origin of R
n
. Let d and D be the minimum and maximum 
distance between patterns of opposite classes, respectively. The number of information 
entropy bits necessary in the worst-case for the correct classification of the patterns using 
weights in the set {-p, -p+1, … , 0, … p} where p = [√n/2p] is lower bounded by NH = 
[m•n•log(4pD/√n)]. 
 
The lower bound of the number of weights which is required for the network is given by; 
 
w > NH/log(2p+1) = NH/log(√n/d +1)    (6.15) 
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The number of entropy bits is not the same as the number of bits required to store the 
synaptic weight. Equation 6.15 is improved by taking in to account the average number of 
bits, k, required to store 1 bit of entropy information, as described in Equation 6.16. 
Equation 6.17 gives the minimum number of bits to store a binary decision in a generalized 
worst-case. Since equation 6.17 represents the worst-case implementation efficiency, 
equation 6 can be rewritten as equation 6.18. 
 
w > kNH/log(2p+1) = kNH/log(√n/d +1)    (6.16) 
k = (n + 1)log(2p +1)      (6.17) 
w > [(n + 1)log(2p +1)NH]/log(2p+1) = (n+1)NH   (6.18) 
 
Finally if a statistical view is taken with regards to w, and assuming a Gaussian distribution 
as the distance between patterns, then equation 6.18 becomes equation 6.19, assuming that 
majority of patterns from opposite classes are separated by d=đ-1.5σ. đ is the average 
minimum distance between classes and σ is the standard deviation.  
 
w ≈ [(n + 1)m•n{1+log(D) - log(đ-1.5σ)}]   (6.19) 
 
Results for the XOR and 2-spiral problems are presented in [5] and shown in Fig. 6.5 and 
Fig. 6.6 respectively. From equation 6.19 the theoretical minimum value of the weight range 
p for XOR and 2-spiral problems are 1 and 6.96 respectively. The experimental results for 
the same problems indicate that in the 2-spiral problem, p = 5 can be used to successfully 
train the network. The equations presented in [5] thus give a worst-case scenario for the 
weight range required to solve the problem. 
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Fig 6.5 –  XOR problem space results with integer weights ranges [-1, 1] [5] 
 
 
Fig 6.6 – 2-spirals problem space results with integer weights ranges [-5, 5] [5] 
 
The theoretical minimum number of weights required for each problem are; 18 for the XOR 
problem and 2793.9 for the 2-spiral problems. However the experimental results indicate 
that on average the number of weights will be 12.4 for the XOR and 551.4 for the 2-spirals 
problem. Again this means that the actual number of weights is less than the theoretical 
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further emphasizing that the equations presented earlier give the worst-case implementation 
for the network. 
 
From the results presented in [5,6], it is possible to train a neural network using LPW. 
However consideration needs to be given to the weight range, p. If p is chosen to be a small 
value, then fewer hyper-planes will be implemented, and the change of convergence is 
reduced. A possible solution to this is to add additional hidden layers to the network. 
 
 
6.3 Discussion and Conclusions 
A driving factor in the design of hardware neural networks within this thesis is the need for 
efficient, biologically plausible and compact systems. A key component of a HNN which 
affects the size of the network is the device used to store the synaptic weight. In digital 
HNNs synaptic weights are stored using either RAM or ROM devices. In analogue HNNs 
synaptic weights are stored as charge on a FG devices. In either case the size of the storage 
device can account for the majority of the silicon. In addition to this the size of the storage 
device can affect the number and precision of the synaptic weights. A large storage device 
can allow for a high precision and large range of possible weights; conversely a small device 
gives a smaller range and in some cases a reduction in the precision of the weights. 
Therefore there is a trade-off between the size of the storage device and the range/precision 
of the synaptic weights. However simply reducing the number of possible weights poses 
several problems when implementing a neural network. The main problem is that a 
reduction in the number of weights can cause the network to fail to converge to a solution 
for its intended problem. A solution to this is to use LPW and training algorithms which 
utilize LPW it is possible overcome this problem. LPW allow for networks to be 
implemented and trained using a reduced number of and/or precision for the synaptic 
weights.   
 
The algorithms presented in this chapter have been shown to be effective in training neural 
networks which utilized LPW. From the algorithms presented, a common theme has arisen 
in that consideration of the range and precision of the weights must be taken into account. If 
the weight range and precision is too small then the training algorithms will not be able to 
train the network. However by increasing the number of hidden layers within the network it 
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is to be possible to train a neural network with a small weight range and precision for the 
same problem. Therefore LPW allows for a reduction in the synaptic weight storage device 
while permitting the network to function as intended. While the algorithms presented within 
this chapter have been shown to work with digital hardware neural networks further 
investigation in to their use in analogue hardware neural networks is need.  
 
For the FG device presented in chapter 4 and Fig. 6.1 the implications of using LPW are 
now discussed. Since LPW can allow for a smaller FG device to be used, devices with a 
large tunnelling area (2.0µm x 2.0µm and 2.5µm x 2.5µm, Fig. 6.1) do not have to be 
implemented. This reduces the required silicon required for the CTS (with integrated FG 
device). However the minimum sized FG device (with tunnelling area of 0.35µm x 0.40µm) 
could be too small to use with LPW as the number and resolution of weights possible is 
small compared to the other potential FG devices. This would have to be investigated 
further. As LPW is dependent upon the number and precision of the synaptic weights, then 
no matter what size FG device is used, consideration of how Qw maps to each synaptic 
weight must also be considered. Qw can either directly map to the synaptic weight, w →Qw 
or Qw can be split into different packets/range of charge to represent each synaptic weight w 
→Qwpakcet. Using LPW with w →Qw implies that a smaller FG device could be used, as a 
reduction in device size would correspond to a reduction in the total number of weights 
available. The precision of each weight remains fixed. If LPW is used with w →Qwpakcet, 
consideration must be made to the device size and the number of weights required. If the 
number of weights is fixed prior to implementation then the size of FG device affects the 
precision of the weights only. A reduction in device size will reduce the precision of each 
weight. However if the number of weights is not fixed, then a reduction in device size will 
reduce both the number and precision of each weight available. 
 
LPW offers a potential solution in the quest to design a compact FG device for use with 
CTS. However consideration of the algorithm which is to be used along with the potential 
number and precision of synaptic weights required must be conducted prior to fabrication. A 
FG with a small tunnelling area can lead to a weight range and precision which prevents the 
training algorithms from training the network. However by increasing the number of hidden 
layers within the network it is to be possible to train a neural network but this can lead to an 
overall increase in the size of the neural network as a whole. Using LPW with larger FG 
device, while increasing required silicon area can permit the network to function as 
intended. 
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Chapter 7 – Conclusions and Future Work 
Hardware neural networks offer a promising and effective alternative to traditional 
computational systems. It is possible to replicate parallelism of interconnecting neurons, 
synapses and synaptic plasticity using semiconductor devices. These biologically inspired 
neuronal circuits aim to solve problems where conventional computational circuits/solutions 
are complex or do not exist. Pattern recognition, image processing, noise cancellation within 
mobile devices, medical implants such as silicon retinas/optical implants, control and 
robotic systems are some examples where neural networks are frequently utilized. Hardware 
neural networks offer a greater deal of biological plausibility, flexibility and potential in 
terms of parallelism, real-time operation and speed over their software counterparts. 
Synaptic plasticity is a fundamental part of a synapse with respect to learning and long-term 
memory. The adaptation, modification, of synaptic weight within of a synapse to various 
input stimuli determines the effect that one neuron has upon another. A key synaptic 
plasticity learning rule in biology is spike timing dependent plasticity, STDP. This thesis 
presented a method for storing synaptic weight as well as a compact circuit which 
implements STDP. Test devices were fabricated and tested over 3 chip runs; each chip was 
fabricated using a 0.35μm process from Austria MicroSystems (AMS).  In this chapter an 
overview of the work undertaken within this thesis was presented with suggestions for 
future work. 
 
Chapter 1 presented a brief review of the fundamentals of neural networks. Typical features 
of biological neurons and synapses were identified as well as the importance of synaptic 
plasticity in the networks ability to adapt and learn from various input stimuli. A review of 
current hardware neural networks was also presented which identifies the various 
requirements and constraints for implementing biologically plausible networks. It has been 
identified that HNNs need to be biologically plausible, low-powered, small, scalable circuits 
in order to implement efficient, effective and useful neural networks. 
 
A review of spike timing dependent plasticity, STDP, in hardware neural networks was 
presented in chapter 2. The circuits presented were either symmetric with respect to pre/post 
synaptic spikes or of a decision circuit type. However while it has been shown to be possible 
to implement STDP within HNN, little consideration has been given as to how achievable 
the functionality of more complex circuits; that is, the scalability of the circuit blocks. A 
trade-off between the accuracy of the STDP implemented and the need of additional 
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circuitry. For STDP to be biologically accurate for example by implementing ion channel 
functionality then complex mathematical modelling and dedicated processors are required, 
as is used in SpiNNaker, the Blue Brain Project and the Facets project. Using biologically 
plausible circuits allow for the implementation of compact CMOS circuits. 
 
When scaling is considered, it is clear to see that the additional circuitry required to 
implement STDP will take up the majority of the silicon area. Therefore an alternative 
method of implementing synaptic plasticity within HNNs needs to be considered. These new 
methods must allow for the update in synaptic weight while maintaining a compact and low 
power circuit design, such that more complex neural networks can be constructed. Future 
work will look at alternative biologically synaptic weight update methods which can be 
implemented in HNN using compact circuits. The proposed methods will be assessed both 
for their feasibility when implementing a neural network and their biological plausibility. 
 
A summary of the relevant semiconductor physics was given in chapter 3. An explanation of 
the operating modes for an MOS capacitor was provided and explained with respect to CV 
characteristics. Non-ideal effects on the performance of the ideal CV curve and device 
operation were also considered along with an overview of Fowler-Nordheim tunnelling. The 
principles of operation of MOS transistor were also discussed with respect to IV 
characteristics. Various device parameters were extracted from IV and CV plots from 
simulation results and experimental results. These were then compared in conjunction with 
nominal AMS process values where provided. Test devices were fabricated and tested 
during the 1
st
 chip run using a 0.35μm process from AMS. 
 
Chapter 4 outlined a FG device which can be integrated with the charge-coupled synapse. 
The device is designed using a polysilicon and MOS capacitor; the gate of the MOS 
capacitor and lower plate of the polysilicon capacitor forms the electrically isolated floating 
gate. The theoretical operation and design equations presented are derived from MOS 
physics to produce design guidelines. A theoretical model has been developed and compared 
with experimental results obtained from fabricated devices. The obtained experimental 
results from both HFCV and PCV measurements indicated that negative charge stored and 
removed from the floating gate occurs via Fowler-Nordheim tunnelling. The application of a 
large negative voltage to the control gate caused electrons to tunnel back through the gate 
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oxide into the semiconductor. This served to reduce the number of electrons on the floating 
gate and increases its potential. Test devices were fabricated and tested during the 2
nd
 chip 
run using a 0.35μm process from AMS. The experimental HFCV results presented 
confirmed that FN tunnelling does occur and caused charge to be stored on the FG. This was 
shown by a shift of the HFCV plot to the right of the ideal HFCV. The transient charge 
storage characteristics have been modelled using physical equations. Experimental results 
obtained using the pulsed CV technique were used to validate the model.  
 
Chapter 5 presented a compact STDP circuit for use with floating gate synapses. The 
compact STDP circuit performs synaptic weight potentiation and depression. The circuit has 
advantages over current implementations in that it can implement a critical timing window 
for synaptic modification. The duration of the critical timing window was set by the 
subthreshold current controlled by the voltage, Vleak, applied to transistor Mleak in the circuit. 
Simulation and experimental results of the WP indicated that for a post-pre spiking event, no 
update of the synaptic weight occurs. A pre-post spiking event caused the synaptic weight, 
represented as charge on a FG, to be increased. The amount, by which the synaptic weight is 
changed, ∆w, was determined by the duration that Vwi  was greater than 1.2V and also by 
the magnitude of VCG. The maximum weight, ∆wmax was obtained when VCG had a pulse 
width of 10µs and a constant magnitude of 10V. The minimum weight ∆wmin, prior to Vwi 
being less than 1.2V was achieved when VCG had a pulse width of 1µs and magnitude of 
9.6V. Similarly simulation results for the WD circuit block indicated that a pre-post spiking 
event caused no update of the synaptic weight occurs. A post-pre spiking event caused the 
synaptic weight to be decreased. Both the WP and WD circuits have a power consumption 
of approximately 2.4mW, during a weight update. If no weight update occurs the resting 
currents within the device are in the nA range, thus each circuit has a power consumption of 
approximately 1µW. 
 
Since the critical timing window was determined by subthreshold transistor Mleak, the 
effects of process variation were also considered. It was shown that process variation can be 
modelled simplistically as a variation in the nominal, ideal, threshold voltage, Vt. This was 
verified through the comparison of simulation results for the simple model with Monte 
Carlo analysis simulations undertaken using Cadence. In addition to this both wafer-to-
wafer and die-to-die process variations have a dramatic effect upon the critical timing 
window. By choosing a suitable value of Vleak it was possible to tune tCW to ensure a 
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biologically plausible timing window despite the effects of process variation. Additionally 
the amount of charge injected on to the FG and the controllability of this charge was also 
been presented. A physical model was presented which allows design and analysis of the 
blocks. 
 
Limited precision weights and its potential use in hardware neural networks was considered 
in chapter 6. LPW offers a potential solution in the quest to design a compact FG device for 
use with CTS. The algorithms presented in chapter 6 have been shown to be effective in 
training neural networks which utilized LPW. A common theme in the algorithms presented 
is that consideration of the range and precision of the weights must be taken into account. If 
the weight range and precision is too small then the training algorithms will not be able to 
train the network. However by increasing the number of hidden layers within the network it 
is to be possible to train a neural network with a small weight range and precision for the 
same problem. Therefore LPW allows for a reduction in the synaptic weight storage device 
while permitting the network to function as intended. While the algorithms presented within 
chapter 6 have been shown to work with digital hardware neural networks further 
investigation in to their use in analogue hardware neural networks is needed.  
 
By considering which algorithm are to be used along with the potential number and 
precision of synaptic weights required must be conducted prior to fabrication. A FG with a 
small tunnelling area can lead to a weight range and precision which prevents the training 
algorithms from training the network. However by increasing the number of hidden layers 
within the network it is to be possible to train a neural network but this can lead to an overall 
increase in the size of the neural network as a whole. Using LPW with larger FG device, 
while increasing required silicon area can permit the network to function as intended. 
 
This thesis has shown that it is possible to implement a biologically plausible version of 
STDP in hardware using a compact, scalable circuit. In addition to this it has also shown that 
the STDP circuit can be used to add and remove charge from a floating gate device. This 
represents the storage and modification of synaptic weight. Future work should focus upon 
the integration of the STDP circuit and FG device with silicon synapse and neuron circuits. 
This is to assess whether the proposed circuits are compatible and the overall functionally 
which can be achieved. Secondly consideration of the construction of large scale neural 
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networks using the proposed devices also needs to be undertaken. In order to accomplish 
this, there is a need to examine how to interconnect these devices. Conventional metal 
interconnects will quickly dominate the chip area when scaling the network. A time 
multiplexing architecture is one potential solution to this problem. Further work should also 
consider how to further reduce the size of the STDP circuit and synaptic weight storage 
device proposed in this thesis. The use of high-k dielectrics is one particular avenue which 
could be explored. A high-k dielectric material has a higher permittivity then that of silicon, 
this allow for the reduction in the area of devices such as capacitors, without impacting on 
their required value of the capacitor. Additionally future work should also consider the 
fabrication of the proposed circuit using difference fabrication processes, such as 0.25µm, 
0.18µm or using amorphous silicon. In addition to this consideration of specialised NVM 
processes or devices, such as memristors could further aid in the reduction in both circuit 
size and power consumption.  
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Appendix 
Fig. A.1 and A.2 present the schematic and PCB layout of the transimpedance amplifier, 
TA. The TA is used in chapter 4 to amplify and convert the displacement current, idisp into a 
voltage during PCV testing. The TA was designed by Mr. A. Edwards. 
 
The input impedance to the negative input of the TA is approximately zero. A series of 
feedback resistors, Rf can be connected from the output of the TA to the negative input 
allowing for a choice in the gain of the amplifier. When a current, iin, is applied to the 
negative input terminal the output voltage of the TA, Vout, is given by equation A.1. Rf can 
be 1KΩ, 10KΩ, 50KΩ, 100KΩ or 1MΩ. 
 
               (A.1) 
 
 
Fig A.1 – Transimpedance amplifier schematic – designed by Mr. A. Edwards 
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Fig A.2 – Transimpedance amplifier PCB layout – designed by Mr. A. Edwards 
 
All test chips were fabricated in a three metal layer 0.35μm n-well process provided by 
Austria MicroSystems (AMS). Fabrication was coordinated through the Europractice 
service. All layouts were created and verified using the Cadence software package 
configured for the 0.35μm AMS process. Three separate prototype chips were produced. 
The first was received in  June 2009, the second in June 2010 and August 2011.  
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Fig A.3 – MOSC (p-type and n-type) and polysilicon capacitor test devices – dimensions 50µm x50µm and 
100µm x 50µm 
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Fig A.4 – MOSFET (p-type and n-type) test devices – dimensions 100µm x 100µm 
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Fig A.5 – FG test devices 
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Fig A.6 – WP circuit and output buffer layout 
 
 
Fig A.7 – WP Circuit and FG Device Layout 
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Fig A.8 – WP circuit and FG device layout 
 
 
 
 
 
